

令和 6 年 6 月 13 日現在

機関番号：12701

研究種目：基盤研究(C) (一般)

研究期間：2021～2023

課題番号：21K04191

研究課題名(和文) 高エネルギー効率演算を可能とする超伝導シナジー集積回路システムの研究

研究課題名(英文) Synergistic Integration of Novel Superconductor Electronics for Energy-Efficient Computing Accelerators

研究代表者

アヤラ クリストファー (AYALA, Christopher)

横浜国立大学・先端科学高等研究院・特任教員(准教授)

研究者番号：90772195

交付決定額(研究期間全体)：(直接経費) 3,100,000円

研究成果の概要(和文)：世界初の超伝導断熱 SHA-3 ブロック置換ユニット チップを開発しました。このチップには 13,000 個を超える超伝導ジョセフソン接合デバイスが含まれており、約 18.2 aJ/op のエネルギー消費で最大 7 GHz で動作します。より大規模なチップのテストが進行中です。その後、私たちは、AQFP と RSFQ (高速単一磁束量子) の 2 つの超伝導技術を組み合わせた新しいアーキテクチャを提案しました。これは、トランスポート トリガー アーキテクチャ (TTA) と呼ばれ、ポスト量子暗号ベンチマークで計算パフォーマンスとエネルギー効率の両方で有望です。

研究成果の学術的意義や社会的意義

We show that hashing operations are possible in superconductor technology and that there is viable path towards using multiple superconductor logics intelligently in this space. This helps improve cybersecurity for society while reducing power consumption to support ICT.

研究成果の概要(英文)：The application space for cryptography is an excellent target for superconductor electronics because it has intensive computational needs and high-power workloads. We developed the world's first superconducting adiabatic SHA-3 block permutation unit chip to showcase the basic cryptographic hashing operations using adiabatic quantum-flux-parametron (AQFP) technology. It is a scaled down version of SHA-3 containing over 13,000 superconductor Josephson junction devices and operated up to 7 GHz with an energy dissipation of about 18.2 aJ/op. A larger scale chip is undergoing testing. Inspired by these results, we proposed a new architecture that combines two superconductor technologies: AQFP and RSFQ (rapid single flux quantum) technologies. It is a transport triggered architecture (TTA) that shows promise in both computational performance and energy efficiency in post-quantum cryptography benchmarks. This synergistic architecture will serve as the basis for future projects.

研究分野：Superconductor electronics, adiabatic computing

キーワード：superconductor adiabatic EDA Josephson junction AQFP RSFQ cryptography hash

1. 研究開始当初の背景

Driven by trends in cloud computing, big data, and the Internet of Things (IoT), there is an increasing demand for data processing, storage, and transmission. This can be observed by the growing market size for data centers with trends indicating over \$600 billion USD in growth by 2026 [1]. Studies also suggest that the electricity demand to support information and communications technology (ICT) will surpass 20% of the total electricity usage by 2030 [1]. The power to continuously perform computationally expensive tasks such as cryptographic proof-of-work for blockchains is surpassing 140 TWh/year [2]. To combat these trends, one possibility is to consider alternative computing technologies.

Superconductor digital electronics may pave an avenue towards ultra energy-efficient computing. Notably, the adiabatic quantum-flux-parametron (AQFP) based on a pair of superconductor Josephson junction (JJ) devices has been demonstrated to dissipate as little as 1.4 zJ per device [4] while still operating at GHz clock frequencies. Fig. 1a shows the basic schematic of the AQFP while illustrating its basic operation. Further, Fig. 1b shows how multiple AQFPs can be combined to create majority-based logic gates. In previous work, the very first superconductor adiabatic microprocessor called MANA was built using AQFPs [3]. While it was a significant demonstration, it also revealed challenges such as low integration density, especially in memory-like circuits such as the register file of the MANA microprocessor. It also showed how difficult it was to close the numerous data feedback loops that the microprocessor had while still operating at high clock rates. One approach is to further develop the AQFP technology and design methodologies to overcome these challenges. Another approach is to investigate combining AQFP technology with other superconductor electronics such as RSFQ logic in which their synergistic usage could greatly enhance a system's performance. Lastly, another method is to investigate new architectures and/or specific workloads that are still impactful but greatly showcase the strengths of AQFP and/or superconductor electronics. In this work, we propose the above as a step towards building next-generation performance-rich energy-efficient computing platforms using superconductor electronics.

2. 研究の目的

The objective of this research is to identify meaningful, impactful workloads that superconductor electronics can tackle and then design a circuit that specifically targets that workload. In this circuit design, we will consider opportunities to combine and integrate different superconductor logic families such as AQFP and RSFQ technologies. The combination of multiple technologies should be done in a synergistic manner such that the strengths of the corresponding technologies are showcased, further enhancing the overall performance in handling the target workload. Ultimately, this work addresses the need for new computing approaches to handle the high electricity demand to support information and communications technologies (ICT). With significantly lower power consumption to support ICT with superconductor electronics, society can benefit in a more enhanced form of ICT that has lower negative impact on the environment we live in today.




Fig. 1: Basic operation of the AQFP. (a) The schematic of the AQFP with a corresponding illustration of how data is represented in terms of positive (logic '1') and negative current (logic '0') along with a typical logic symbol. (b) Logic gates are built by combining multiple AQFPs through an inductor network where the output currents of each AQFP are summed up creating natural majority logic gates.




Fig. 2: AQFP SHA-3 block permutation unit chip. (a) Main components of the chip. (b) Debug shift registers (SRs) for each clocked column.




Fig. 3: Serialized experimental input and output waveforms operating at 7 GHz in 4.2 K liquid He. The output waveforms are the intermediate permutation results as X_0 is absorbed and later as X_{13} is absorbed.

3. 研究の方法

The approach for this research project was implemented through 4 driving tasks:

Task 1 (T1): Project discovery

In this task, we will prepare a design, simulation, and analysis environment to support novel superconductor devices. We will ramp up our fundamental knowledge on SFQ, AQFP, and cryotrons. A new compute server will be purchased to perform research tasks.

Task 2 (T2): Superconductor technology analysis

We will investigate each technology and identify their strengths and weaknesses. We will also try to find new operation modes and/or use unexploited phenomena. This includes performing analog simulation using Python scripts and freely available superconductor circuit simulations such as JoSIM.

Task 3 (T3): Architecture analysis

We will conduct design studies on architecture candidates and may also develop completely new architectures considering the results from task 2. This includes modeling some architectures using a hardware description language (HDL) such as Verilog or VHDL and running high-level simulations in tools such as Siemens ModelSim.

Task 4 (T4): Prototype accelerator development

This period will focus on the design, implementation, and demonstration of a chosen accelerator at a small prototype scale. The design will be done in industry-leading integrated circuit (IC) design tools such as Cadence Virtuoso available through the VDEC program in Japan. We will also comprehensively outline the technical needs for future VLSI scaling.




Fig. 4: Conceptual diagram of a hybrid AQFP/RSFQ-based transport triggered architecture (TTA) processor. Functional units such as adders/subtractors/bitwise logic units are implemented in energy-efficient AQFP logic. The data transport and control network are implemented using RSFQ and PTLs. Between the data transport and the functional units are RSFQ-AQFP and AQFP-RSFQ interfaces.

4. 研究成果

Our investigation determined that the application space of cryptography might be worth pursuing for superconductor electronics. One of the most intensive, power consumption heavy forms of computation is the “proof-of-work” operation in the block validation of Bitcoin. The proof-of-work alone uses over 140 TWh/year [2]. The proof-of-work requires performing numerous hashing operations from the SHA-2 algorithm. We looked at the operations for the next generation hashing algorithm known as SHA-3 and realized it was a very good fit for superconductor electronics because (1) data feedback is regularly and simple to design, (2) the control circuit is a straightforward counter, and (3) there is usually no need for centralized memory (like the very large footprint register file in the MANA demo) to perform the hashing algorithm. We developed a demo chip that implements a scaled down version of SHA-3’s block permutation unit which carries out the hashing state transformations. The chip comprises over 13,000 JJs on a 7 mm x 7 mm die as shown in Fig. 2. It successfully operated in liquid He up to 7 GHz with an estimated energy dissipation of 18.2 aJ/op. Output waveforms showing the intermediate results of the permutation unit are shown in Fig. 3. This is the largest AQFP chip ever demonstrated at GHz clock frequencies and shows that AQFP technology is very capable of performing hashing operations popular for cybersecurity.

Next, we proposed a transport triggered architecture (TTA) based on a synergistic blend of AQFP and RSFQ technologies. TTA recently caught attention because of its superior performance in post-quantum cryptography benchmarks versus RISC-V implementations [4]. Fig. 4 illustrates our proposal where several small functional units that carry out computation operations are implemented in AQFP to leverage their parallel-friendly clock network and extremely low power dissipation. These functional units are all connected to a high-speed serialized transport network implemented in RSFQ technology to leverage ballistic passive transmission line signal delivery and ultra-high-speed clock rates suitable for fast serialization/deserialization of data. This architecture will serve the basis for follow-on projects in the future towards low power dissipation cybersecurity acceleration as we become a more information-centric society where data privacy and security are becoming more and more important.

References:

- [1] N. Jones, “How to stop data centres from gobbling up the world’s electricity,” *Nature*, vol. 561, no. 7722, pp. 163–166, Sep. 2018.
- [2] “Cambridge Blockchain Network Sustainability Index.” [Online]. Available: <https://ccaf.io/cbnsi/cbeci>. [Accessed: 01-Jun-2024].
- [3] C. L. Ayala, T. Tanaka, R. Saito, M. Nozoe, N. Takeuchi, and N. Yoshikawa, “MANA: A Monolithic Adiabatic iNtegration Architecture Microprocessor Using 1.4-zJ/op Unshunted Superconductor Josephson Junction Devices,” *IEEE J. Solid-State Circuits*, vol. 56, no. 4, pp. 1152–1165, Apr. 2021.
- [4] L. Akçay and B. Ö. Yalçın, “Lightweight ASIP design for lattice-based post-quantum cryptography algorithms,” *Arab. J. Sci. Eng.*, pp. 1–15, Apr. 2024.

5. 主な発表論文等

〔雑誌論文〕 計10件（うち査読付論文 10件 / うち国際共著 9件 / うちオープンアクセス 2件）

1. 著者名 Hironaka Yuki, Yamae Taiki, Ayala Christopher L., Yoshikawa Nobuyuki, Takeuchi Naoki	4. 巻 10
2. 論文標題 Low-Latency Adiabatic Quantum-Flux-Parametron Circuit Integrated With a Hybrid Serializer/Deserializer	5. 発行年 2022年
3. 雑誌名 IEEE Access	6. 最初と最後の頁 133584 ~ 133590
掲載論文のDOI (デジタルオブジェクト識別子) 10.1109/ACCESS.2022.3230447	査読の有無 有
オープンアクセス オープンアクセスとしている (また、その予定である)	国際共著 該当する
1. 著者名 Hironaka Yuki, Meher Sukanya S., Ayala Christopher L., He Yuxing, Tanaka Tomoyuki, Habib Mustapha, Sahu Anubhav, Inamdar Amol, Gupta Deepnarayan, Yoshikawa Nobuyuki	4. 巻 33
2. 論文標題 Demonstration of Interface Circuits for Adiabatic Quantum-Flux-Parametron Cell Library Using an Eight-Metal Layer Superconductor Process	5. 発行年 2023年
3. 雑誌名 IEEE Transactions on Applied Superconductivity	6. 最初と最後の頁 1~5
掲載論文のDOI (デジタルオブジェクト識別子) 10.1109/TASC.2023.3244147	査読の有無 有
オープンアクセス オープンアクセスではない、又はオープンアクセスが困難	国際共著 該当する
1. 著者名 Johnston Michael A., Ayala Christopher L., Tanaka Tomoyuki, Yoshikawa Nobuyuki	4. 巻 33
2. 論文標題 Analysis and Stabilization of Signal Reflections in Gate-to-Gate Connections for AQFP Circuits	5. 発行年 2023年
3. 雑誌名 IEEE Transactions on Applied Superconductivity	6. 最初と最後の頁 1~5
掲載論文のDOI (デジタルオブジェクト識別子) 10.1109/TASC.2023.3239828	査読の有無 有
オープンアクセス オープンアクセスではない、又はオープンアクセスが困難	国際共著 該当する
1. 著者名 Schindler Lieze, Ayala Christopher L., Jackman Kyle, Fourie Coenrad J., Yoshikawa Nobuyuki	4. 巻 33
2. 論文標題 Adopting a Standard Track Routing Architecture for Next-Generation Hybrid AC/DC-Biased Logic Circuits	5. 発行年 2023年
3. 雑誌名 IEEE Transactions on Applied Superconductivity	6. 最初と最後の頁 1~5
掲載論文のDOI (デジタルオブジェクト識別子) 10.1109/TASC.2023.3258366	査読の有無 有
オープンアクセス オープンアクセスではない、又はオープンアクセスが困難	国際共著 該当する

1. 著者名 Tanaka Tomoyuki, Ayala Christopher L., Whiteley Stephen, Mlinar Eric, Barker Aaron, Chen Song, Belov Anton, Barbee Troy, Kawa Jamil, Yoshikawa Nobuyuki	4. 巻 33
2. 論文標題 A full-custom design flow and a top-down RTL-to-GDS flow for adiabatic quantum-flux-parametron logic using a commercial EDA design suite	5. 発行年 2023年
3. 雑誌名 IEEE Transactions on Applied Superconductivity	6. 最初と最後の頁 1~7
掲載論文のDOI (デジタルオブジェクト識別子) 10.1109/TASC.2023.3261267	査読の有無 有
オープンアクセス オープンアクセスではない、又はオープンアクセスが困難	国際共著 該当する

1. 著者名 He Yuxing, Ayala Christopher L, Zeng Yu, Zou Xihua, Yan Lianshan, Pan Wei, Yoshikawa Nobuyuki	4. 巻 36
2. 論文標題 Low clock skew superconductor adiabatic quantum-flux-parametron logic circuits based on grid-distributed blocks	5. 発行年 2022年
3. 雑誌名 Superconductor Science and Technology	6. 最初と最後の頁 015006 ~ 015006
掲載論文のDOI (デジタルオブジェクト識別子) 10.1088/1361-6668/aca3d6	査読の有無 有
オープンアクセス オープンアクセスではない、又はオープンアクセスが困難	国際共著 該当する

1. 著者名 TANAKA Tomoyuki, AYALA Christopher L., YOSHIKAWA Nobuyuki	4. 巻 E105-C
2. 論文標題 A 16-bit parallel prefix carry look-ahead Kogge-Stone adder implemented in adiabatic quantum-flux-parametron logic	5. 発行年 2022年
3. 雑誌名 IEICE Transactions on Electronics	6. 最初と最後の頁 -
掲載論文のDOI (デジタルオブジェクト識別子) 10.1587/transele.2021SEP0001	査読の有無 有
オープンアクセス オープンアクセスではない、又はオープンアクセスが困難	国際共著 -

1. 著者名 Schindler Lieze, Ayala Christopher L., Takeuchi Naoki, Yoshikawa Nobuyuki	4. 巻 34
2. 論文標題 The Effect of Quantised Flux on AQFP Circuits for a Double-Active-Layered Niobium Fabrication Process	5. 発行年 2024年
3. 雑誌名 IEEE Transactions on Applied Superconductivity	6. 最初と最後の頁 1~8
掲載論文のDOI (デジタルオブジェクト識別子) 10.1109/TASC.2024.3354687	査読の有無 有
オープンアクセス オープンアクセスではない、又はオープンアクセスが困難	国際共著 該当する

1. 著者名 Lee Siang-Yun, Ayala Christopher Lawrence, De Micheli Giovanni	4. 巻 33
2. 論文標題 Impact of Sequential Design on the Cost of Adiabatic Quantum-Flux Parametron Circuits	5. 発行年 2023年
3. 雑誌名 IEEE Transactions on Applied Superconductivity	6. 最初と最後の頁 1~9
掲載論文のDOI (デジタルオブジェクト識別子) 10.1109/TASC.2023.3308408	査読の有無 有
オープンアクセス オープンアクセスとしている (また、その予定である)	国際共著 該当する

1. 著者名 Hoshika Yu, Ayala Christopher L., Yoshikawa Nobuyuki	4. 巻 34
2. 論文標題 In-Depth Timing Characterization of the Adiabatic Quantum-Flux-Parametron Logic Gate	5. 発行年 2024年
3. 雑誌名 IEEE Transactions on Applied Superconductivity	6. 最初と最後の頁 1~8
掲載論文のDOI (デジタルオブジェクト識別子) 10.1109/TASC.2024.3352638	査読の有無 有
オープンアクセス オープンアクセスではない、又はオープンアクセスが困難	国際共著 該当する

[学会発表] 計19件 (うち招待講演 8件 / うち国際学会 17件)

1. 発表者名 Ayala Christopher L.
2. 発表標題 Ultra-Energy-Efficient Computing with Adiabatic Superconductor Devices
3. 学会等名 19th ACM International Conference on Computing Frontiers (CF '22) -- Workshop: Superconducting Session (招待講演) (国際学会)
4. 発表年 2022年

1. 発表者名 Ayala Christopher L.
2. 発表標題 Overcoming Integration Challenges in Adiabatic Superconductor Electronics for Energy-Efficient Computing
3. 学会等名 International Symposium on Roadmapping Devices and Systems (ISRDS) 2022 (招待講演) (国際学会)
4. 発表年 2022年

1. 発表者名 Ayala Christopher L、Yoshikawa Nobuyuki
2. 発表標題 Energy-Efficient Superconductive Integrated Circuits Based on Adiabatic Quantum-Flux-Parametrons: Towards Large-Scale and High-Dense Integration
3. 学会等名 ISCA 2022: DISCoVER Workshop, New York (招待講演) (国際学会)
4. 発表年 2022年

1. 発表者名 Ayala Christopher L.
2. 発表標題 Adiabatic Quantum-Flux-Parametron: Towards Large-Scale and Highly-Dense Integration
3. 学会等名 FSDL; Foundations of Superconducting Digital Logic Workshop (招待講演) (国際学会)
4. 発表年 2022年

1. 発表者名 Ayala Christopher L.、Schindler Lieze、Johnston Michael A.、Yoshikawa Nobuyuki
2. 発表標題 Adiabatic Quantum-Flux-Parametron Research at YNU-IAS: Moving Towards Large-Scale Highly-Dense and Reliable Integration
3. 学会等名 2022 JSPS 146th Committee International Symposium on Superconductor Electronics (国際学会)
4. 発表年 2022年

1. 発表者名 Schindler Lieze、Ayala Christopher L.、Yoshikawa Nobuyuki
2. 発表標題 Adopting a standard track routing architecture for next-generation hybrid ac/dc-biased logic circuits
3. 学会等名 2022 JSPS 146th Committee International Symposium on Superconductor Electronics (国際学会)
4. 発表年 2022年

1. 発表者名 Tanaka Tomoyuki, Meher Sukanya S., Ayala Christopher L., Hironaka Yuki, Sahu Anubhav, Inamdar Amol, Gupta Deepnarayan, Yoshikawa Nobuyuki
2. 発表標題 Design of a hybrid superconductor logic computation system using single flux quantum and adiabatic quantum-flux-parametron logic families
3. 学会等名 2022 JSPS 146th Committee International Symposium on Superconductor Electronics (国際学会)
4. 発表年 2022年

1. 発表者名 Ayala Christopher L., Tanaka Tomoyuki, Saito Ro, Yoshikawa Nobuyuki
2. 発表標題 An adiabatic quantum-flux-parametron block permutation unit for a superconductor SHA-3 cryptoprocessor
3. 学会等名 Applied Superconductivity Conference 2022 (ASC 2022) (国際学会)
4. 発表年 2022年

1. 発表者名 Hironaka Yuki, Meher Sukanya S., Ayala Christopher L., He Yuxing, Tanaka Tomoyuki, Habib Mustapha, Sahu Anubhav, Inamdar Amol, Gupta Deepnarayan, Yoshikawa Nobuyuki
2. 発表標題 Demonstration of Interface Circuits for Adiabatic Quantum-Flux-Parametron Cell Library Using an Eight-Metal Layer Superconductor Process
3. 学会等名 Applied Superconductivity Conference 2022 (ASC 2022) (招待講演) (国際学会)
4. 発表年 2022年

1. 発表者名 Takagi Shohei, Tanaka Tomoyuki, Ayala Christopher L., Yoshikawa Nobuyuki
2. 発表標題 Design of Energy-Efficient Adiabatic Quantum-Flux-Parametron Multiplier Families
3. 学会等名 Applied Superconductivity Conference 2022 (ASC 2022) (国際学会)
4. 発表年 2022年

1. 発表者名 Tanaka Tomoyuki、Meher Sukanya S.、Ayala Christopher L.、Hironaka Yuki、Sahu Anubhav、Inamdar Amol、Gupta Deepnarayan、Yoshikawa Nobuyuki
2. 発表標題 Demonstration of a hybrid superconductor logic computation system using single flux quantum and adiabatic quantum-flux-parametron logic families
3. 学会等名 Applied Superconductivity Conference 2022 (ASC 2022) (国際学会)
4. 発表年 2022年

1. 発表者名 Tanaka Tomoyuki、Ayala Christopher L.、Whiteley Stephen、Mlinar Eric、Barker Aaron、Chen Song、Belov Anton、Barbee Troy、Kawa Jamil、Yoshikawa Nobuyuki
2. 発表標題 A full-custom design flow and a top-down RTL-to-GDS flow for adiabatic quantum-flux-parametron logic using a commercial EDA design suite
3. 学会等名 Applied Superconductivity Conference 2022 (ASC 2022) (国際学会)
4. 発表年 2022年

1. 発表者名 Ayala Christopher L.、Tanaka Tomoyuki、Takagi Shohei、Schindler Lieze、Johnston Michael A.、Yoshikawa Nobuyuki
2. 発表標題 Leveraging Energy-Efficient Superconductor Electronics for Next Generation Cryptographic Computation
3. 学会等名 11th East Asia Symposium on Superconductor Electronics (EASSE 2023) (国際学会)
4. 発表年 2023年

1. 発表者名 Johnston Michael A.、Ayala Christopher L.、Yoshikawa Nobuyuki
2. 発表標題 Data Transmission Study for AQFP Circuits
3. 学会等名 11th East Asia Symposium on Superconductor Electronics (EASSE 2023) (国際学会)
4. 発表年 2023年

1. 発表者名 Schindler Lieze、Ayala Christopher L.、Yoshikawa Nobuyuki
2. 発表標題 Moat Design and Analysis for AQFP Circuits
3. 学会等名 11th East Asia Symposium on Superconductor Electronics (EASSE 2023) (国際学会)
4. 発表年 2023年

1. 発表者名 Christopher L. Ayala
2. 発表標題 Ultra-Energy-Efficient Computing with Superconductor Devices
3. 学会等名 2021 Annual Conference of Fundamentals and Materials Society, IEEJ (招待講演)
4. 発表年 2021年

1. 発表者名 Christopher L. Ayala
2. 発表標題 Overcoming Integration Challenges in Adiabatic Superconductor Electronics for Energy-Efficient Computing
3. 学会等名 IEEE International Conference on Rebooting Computing (ICRC 2021) (国際学会)
4. 発表年 2021年

1. 発表者名 Christopher L. Ayala
2. 発表標題 Adiabatic Quantum-Flux-Parametron Digital Circuits:Design Methodologies, Applications and Future Prospects
3. 学会等名 2024 IEICE General Conference, Tutorial Session (招待講演)
4. 発表年 2024年

1. 発表者名 Christopher L. Ayala, Nobuyuki Yoshikawa, Yu Hoshika, and Yuto Omori
2. 発表標題 Multi-GHz Zeptojoule Computing Using Emerging Adiabatic Superconductor Circuits
3. 学会等名 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2024) (招待講演) (国際学会)
4. 発表年 2024年

〔図書〕 計0件

〔産業財産権〕

〔その他〕

-

6. 研究組織

氏名 (ローマ字氏名) (研究者番号)	所属研究機関・部局・職 (機関番号)	備考
---------------------------	-----------------------	----

7. 科研費を使用して開催した国際研究集会

〔国際研究集会〕 計0件

8. 本研究に関連して実施した国際共同研究の実施状況

共同研究相手国	相手方研究機関
---------	---------