-
[文献書誌] T.Shibata: "An intelligent transistor Neuron MOSFET: its impact on ULSI logic-circuits implementation" Proc.Third Int.Conf.Solid State and Integrated Circuit Technology,Beijing,China,Oct,1992. 242-245 (1992)
-
[文献書誌] K.Kotani: "Neuron-MOS binary-logic circuits featuring dramatic reduction in transistor count and interconnections" IEDM Tech.Dig.,Dec.,1992. 431-434 (1992)
-
[文献書誌] T.Shibata: "Real-time reconfigurable logic circuits using neuron MOS transistors" ISSCC Dig.Technical papers,Feb.1993,FA 15.3. 238-239 (1993)
-
[文献書誌] T.Yamashita: "Neuron MOS winner-take-all circuit and its application to associative memory" ISSCC Dig.Technical papers,Feb.1993,FA 15.2. 236-237 (1993)
-
[文献書誌] T.Shibata: "Neuron MOS binary-logic integrated circuits:Part I,Design fundamentals and soft-hardware-logic circuit implementation" IEEE Trans.Electron Devices. 40. 570-576 (1993)
-
[文献書誌] T.Shibata: "Neuron MOS binary-logic integrated circuits:Part II,Simplifying techniques of circuit configuration and their practical applications" IEEE Trans.Electron Devices. 40. 974-979 (1993)
-
[文献書誌] T.Shibata: "Neuron MOS voltage-mode circuit technology for multi-valued logic" IEICE Trans.Electronics. E76-C. 347-359 (1993)
-
[文献書誌] T.Shibata: "Four-terminal device-Impact of a new functional transistor on logic integrated circuits implementation" Proc.International Workshop on Process and Devices of Scaled LSI's,June,1993,Seoul. 1-6 (1993)
-
[文献書誌] T.Shibata: "Implementing intelligence on silicon using neuron-like functional MOS transistors" Proceedings of 7th Conf.Neural Information Processing Systems:Natural and Synthetic,1993(NIPS'93).印刷中.
-
[文献書誌] R.Au: "Neuron MOS multiple-valued memory technology for intelligent data processing" ISSCC Dig.Technical Papers,Feb.1994,FA 16.3. 270-271 (1994)
-
[文献書誌] T.Shibata: "Hardware implementation of intelligence on silicon using four-terminal devices" Proc.Int.Conf.Advanced Microelectronic Devices and Processing,Sendai,March 3-5,1994,pp.743-750. 743-750 (1994)
-
[文献書誌] R.Au: "Neuron MOS multiple-valued memory technology for intelligent data processing" Proc.Int.Conf.Advanced Microelectronic Devices and Processing,Sendai,March 3-5,1994. 615-620 (1994)
-
[文献書誌] K.Kotani: "Neuron MOS binary-logic Integrated circuits" Proc.Int.Conf.Advanced Microelectronic Devices and Processing,Sendai,March 3-5,1994,pp.609-614. 609-614 (1994)
-
[文献書誌] T.Ohmi: "The concept of four-terminal-device and its significance in the implementation of intelligent electronic circuits" IEICE Transactions in Electronice.(印刷中). (1994)