1998 Fiscal Year Final Research Report Summary
Bio-inspired processing of multi-dimensional information
| Project/Area Number |
07248105
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research on Priority Areas
|
| Allocation Type | Single-year Grants |
|---|
| Research Institution | Tokyo Institute of Technology |
|---|
Principal Investigator |
ISHIHARA Hiroshi Tokyo Institute of Technology Frontier Collaborative Research Center Professor, フロンティア創造共同研究センター, 教授 (60016657)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
YONETSU Hiroo Toyohashi University of Technology Faculty of Engineering Professor, 工学部, 教授 (90191668)
HO Kouichiro Tokyo University Faculty of Engineering Professor, 工学部, 教授 (60211538)
AMEMIYA Yoshihiro Hokkaido University Faculty of Engineering Professor, 工学部, 教授 (80250489)
SHIBATA Tadashi Tokyo University Faculty of Engineering Professor, 工学部, 教授 (00187402)
IWATA Atsushi HIROSHIMA University Faculty of Engineering Professor, 工学部, 教授 (30263734)
OKABE Youichi Tokyo University AT&T Bell Laboratories Professor (50011169)
YAMAKAWA Tsuyoshi Kyusyu Institute of Technology Faculty of Computer Science and Systems Engineering Professor (00005547)
|
|---|
| Project Period (FY) |
1995 – 1998
|
| Keywords | bio-inspired processing / nurochip / caotic circuits / imaging processor / nuron-MOS / analog-digital-merged circuits / retina chip / adaptive-learning system |
|---|
| Research Abstract |
In this research group, hardware implementation of multi-dimensional information which includes time domain information as well as two-dimensional special information is realized using pure-binary. multi-valued, analog and analog-digital-merged systems. Particular attention is paid in such bio-inspired system as the adaptive-learning system in which response for stimulus is changed by the past experience and the reorganizing system, and quick response based on association of ideas or rough judgement is expected.
In the research topic in which an adaptive-learning neurochip is fabricated using ferroelectric-gate FETs. a test chip was fabricated by integrating a CMOS Schmitt trigger circuit with ferroelectric-gate FETs with SrBi2Ta2O9 film on an SOI (silicon-on-insulator) structure and it was demonstrated that the output pulse frequency increased with increase of input pulse number. This operation can be regarded as an adaptive-learning function.
Concerning generation of caotic signals, two kinds of integrated circuits were fabricated ; one is the external clock typewhich is composed of capacitors and npn bipolar transistors and the other is internal clock type which is composed of astable CMOS multi-vibrators.
Concerning analog-digital-merged circuits, pulse width modulation system was imp lemented for intelligent imaging processor, in which functional image sensors, pattern matching processors, and so on are integrated in a chip. In CMOS digital and neuron MOS technologies. high-precision analog nonvolatile memories and association engine chip to look for the most resemble data were developed.
Finally, a new retina chip for edge detection was fabricated, in which the whole area except for the photo-cell area acts as the channel region of MOSFET and plays a role of two-dimensional wiring. This layout is useful in avoiding the complexity of interconnection among photo-cells.
|
Research Products
(12 results)
