• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to project page

2017 Fiscal Year Final Research Report

Microcomputer with Embedded Field Programmable Device for Peripherals

Research Project

  • PDF
Project/Area Number 15K00072
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeMulti-year Fund
Section一般
Research Field Computer system
Research InstitutionKanazawa University

Principal Investigator

Matsuda Yoshio  金沢大学, 電子情報学系, 教授 (20401896)

Project Period (FY) 2015-04-01 – 2018-03-31
Keywordsリコンフィギャラブルシステム
Outline of Final Research Achievements

We have developed a new memory based reconfigurable device for microcomputer peripherals in a unit of megabit class embedded memory adding a few registers to a decoder part of memory. The essential parts of the proposed device were implemented on a FPGA and several microcomputer peripherals, for example, counters, timers, PWMs (Pulse Width Modulation), FIFOs (First In First Out), and etc., were reconfigured on the FPGA. The peripherals functions are verified on the implemented device on the FPGA. The proposed device was applied to a packet filter for virus check or a buffer memory for communications and verified that the device is useful not only for microcomputer peripherals but also for other systems.

Free Research Field

計算機システム

URL: 

Published: 2019-03-29  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi