Design and evaluation of design-for-testability circuits for delay faults using built-in time-to-digital converter

2014 Fiscal Year Final Research Report

• Project/Area Number: 24500067
• Research Category: Grant-in-Aid for Scientific Research (C)
• Allocation Type: Multi-year Fund
• Section: 一般
• Research Field: Computer system/Network
• Research Institution: The University of Tokushima
• Principal Investigator: YOTSUYANAGI Hiroyuki 徳島大学, ソシオテクノサイエンス研究部, 准教授 (90304550)
• Project Period (FY): 2012-04-01 – 2015-03-31
• Keywords: VLSIの検査技術 / 検査容易化設計 / 遅延故障 / テスト生成 / VLSI / ディペンダブル・コンピューティング / LSIテスト

Outline of Final Research Achievements

Testing delay faults caused by defects like opens and shorts is more important to ensure test quality in recent highly integrated circuits. In this research, we propose design-for-testability circuits for detecting delay faults in both inside of LSI chips and interconnection between chips. The proposed design embeds a time-to-digital converter into a chip that can observe the delay of transition signals. We evaluate feasibility to detect delay faults by the proposed design using simulation and the experimental ICs. The condition for testing delays of two or more paths and the size of detectable delay faults are also evaluated to show the effectiveness of the proposed method.

Free Research Field

総合領域