• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Design Optimization of Stochastic TDC/ADC and Its Design Automation Technique

Research Project

Project/Area Number 15K00082
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeMulti-year Fund
Section一般
Research Field Computer system
Research InstitutionTokyo Denki University

Principal Investigator

KOMATSU Satoshi  東京電機大学, 工学部, 教授 (90334325)

Project Period (FY) 2015-04-01 – 2018-03-31
Project Status Completed (Fiscal Year 2017)
Budget Amount *help
¥4,550,000 (Direct Cost: ¥3,500,000、Indirect Cost: ¥1,050,000)
Fiscal Year 2017: ¥1,430,000 (Direct Cost: ¥1,100,000、Indirect Cost: ¥330,000)
Fiscal Year 2016: ¥1,690,000 (Direct Cost: ¥1,300,000、Indirect Cost: ¥390,000)
Fiscal Year 2015: ¥1,430,000 (Direct Cost: ¥1,100,000、Indirect Cost: ¥330,000)
KeywordsLSI設計技術 / 確率的ADC / 確率的TDC
Outline of Final Research Achievements

In this study, we have studied on the optimization method of stochastic TDC/ADC which are used for on-chip sampler circuits of on-chip testing.
We have proposed automatic generation system of the stochastic ADC. The system can generate a stochastic ADC considering circuit parameter dependence to the circuit performance. Since the automatic generation system is based on typical digital circuit design flow, it can be easily used in different CMOS processes.

Report

(4 results)
  • 2017 Annual Research Report   Final Research Report ( PDF )
  • 2016 Research-status Report
  • 2015 Research-status Report
  • Research Products

    (9 results)

All 2017 2016

All Presentation (9 results) (of which Int'l Joint Research: 1 results)

  • [Presentation] 確率的手法を用いたADC回路の最適設計とその設計自動化2017

    • Author(s)
      湯本涼介,小松聡
    • Organizer
      電子情報通信学会2017年総合大会
    • Place of Presentation
      名城大学天白キャンパス(愛知県名古屋市)
    • Year and Date
      2017-03-22
    • Related Report
      2016 Research-status Report
  • [Presentation] 低電圧動作レベルクロッシングADCのバックグラウンド校正2017

    • Author(s)
      齋藤匠,小松聡
    • Organizer
      電子情報通信学会2017年総合大会
    • Place of Presentation
      名城大学天白キャンパス(愛知県名古屋市)
    • Year and Date
      2017-03-22
    • Related Report
      2016 Research-status Report
  • [Presentation] A Low-Voltage Hysteresis Comparator for Low Power Applications2017

    • Author(s)
      T. Saito, S. Komatsu
    • Organizer
      2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)
    • Related Report
      2017 Annual Research Report
    • Int'l Joint Research
  • [Presentation] レベルクロッシングADCに向けたヒステリシスコンパレータとその校正手法2017

    • Author(s)
      齋藤匠, 小松聡
    • Organizer
      LSIとシステムのワークショップ2017
    • Related Report
      2017 Annual Research Report
  • [Presentation] 自己校正可能な低電源電圧動作ヒステリシスコンパレータ2017

    • Author(s)
      齋藤匠, 小松聡
    • Organizer
      デザインガイア2017
    • Related Report
      2017 Annual Research Report
  • [Presentation] 低消費電力DLL向け遅延セルの検討2017

    • Author(s)
      保坂啓介, 小松聡
    • Organizer
      電子情報通信学会2018年総合大会
    • Related Report
      2017 Annual Research Report
  • [Presentation] 低電圧レベルクロッシングADCの為のバックグラウンド校正可能なヒステリシスコンパレータ回路2017

    • Author(s)
      齋藤匠, 小松聡
    • Organizer
      電子情報通信学会2018年総合大会
    • Related Report
      2017 Annual Research Report
  • [Presentation] オンチップ・オシロスコープ向け広帯域S/H回路の設計2016

    • Author(s)
      川島三明,小松聡
    • Organizer
      電子情報通信学会2016年総合大会
    • Place of Presentation
      九州大学 伊都キャンパス(福岡市)
    • Year and Date
      2016-03-15
    • Related Report
      2015 Research-status Report
  • [Presentation] スタンダードセルのみを用いたアナログ参照電圧不要の確率的Flash A/D変換器2016

    • Author(s)
      湯本涼介,小松聡
    • Organizer
      電子情報通信学会2016年総合大会
    • Place of Presentation
      九州大学 伊都キャンパス(福岡市)
    • Year and Date
      2016-03-15
    • Related Report
      2015 Research-status Report

URL: 

Published: 2015-04-16   Modified: 2019-03-29  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi