• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Shift-Power-Safe Scan Test Methodology for High-Quality Low-Power LSI Circuits

Research Project

Project/Area Number 17H01716
Research Category

Grant-in-Aid for Scientific Research (B)

Allocation TypeSingle-year Grants
Section一般
Research Field Computer system
Research InstitutionKyushu Institute of Technology

Principal Investigator

Wen Xiaoqing  九州工業大学, 大学院情報工学研究院, 教授 (20250897)

Co-Investigator(Kenkyū-buntansha) 梶原 誠司  九州工業大学, 大学院情報工学研究院, 教授 (80252592)
宮瀬 紘平  九州工業大学, 大学院情報工学研究院, 准教授 (30452824)
Holst Stefan  九州工業大学, 大学院情報工学研究院, 助教 (40710322)
Project Period (FY) 2017-04-01 – 2021-03-31
Project Status Completed (Fiscal Year 2020)
Budget Amount *help
¥18,070,000 (Direct Cost: ¥13,900,000、Indirect Cost: ¥4,170,000)
Fiscal Year 2020: ¥4,420,000 (Direct Cost: ¥3,400,000、Indirect Cost: ¥1,020,000)
Fiscal Year 2019: ¥7,670,000 (Direct Cost: ¥5,900,000、Indirect Cost: ¥1,770,000)
Fiscal Year 2018: ¥2,470,000 (Direct Cost: ¥1,900,000、Indirect Cost: ¥570,000)
Fiscal Year 2017: ¥3,510,000 (Direct Cost: ¥2,700,000、Indirect Cost: ¥810,000)
Keywords計算機システム / 電子デバイス・機器 / ディペンダブル・コンピューティング / シフトエラー / IR-Drop / シフトタイミング / テストクロック / グルーピング / ディペンダブル・コンピュータ / ディペンダブル・コンピュー
Outline of Final Research Achievements

In this research, in order to contribute to the creation of high-quality and highly reliable low-power LSIs, we have established a shift power-safe scan test technology (SPS-Scan) featuring high-precision suppression of shift power. The main results are (1) a high-precision shift power safety evaluation method based on design information such as layout, together with a high-speed timing simulation method using GPU, (2) an optimal scan segmentation method for minimizing additional wiring overhead, (3) design and trial production of an evaluation LSI circuit equipped with a large-scale logic core and high-precision on-chip delay measurement circuits. Detailed evaluation experiment using test chips fabricated through VDEC, the effectiveness of the SPS-Scan technology has been confirmed.

Academic Significance and Societal Importance of the Research Achievements

携帯情報機器の心臓部にあたるLSIの低電力化が肝心であるが、低電力設計でLSIの機能電力を抑えても、製造欠陥の有無を調べるLSIテストの電力は高騰し、回路破壊や誤テストになることが多い。本研究では、従来技術では確保できないシフト電力安全性のために、スキャンセグメント型部分シフト可能スキャン設計と最適スキャンクロック分配という斬新なアプローチを確立し、低電力LSIテストの学術的裾野が広がった他、熾烈な国際競争中にある低電力LSI研究への波及効果も大きい。また、本研究の成果は、安全なLSIスキャンテストを可能にすることで高品質な低電力LSIの創出に欠かせない存在となり、高い産業的価値を有している。

Report

(5 results)
  • 2020 Annual Research Report   Final Research Report ( PDF )
  • 2019 Annual Research Report
  • 2018 Annual Research Report
  • 2017 Annual Research Report
  • Research Products

    (39 results)

All 2021 2020 2019 2018 2017 Other

All Int'l Joint Research (9 results) Journal Article (7 results) (of which Int'l Joint Research: 7 results,  Peer Reviewed: 7 results) Presentation (23 results) (of which Int'l Joint Research: 13 results,  Invited: 1 results)

  • [Int'l Joint Research] University of Stuttgart(ドイツ)

    • Related Report
      2020 Annual Research Report
  • [Int'l Joint Research] 安徽大学(中国)

    • Related Report
      2020 Annual Research Report
  • [Int'l Joint Research] University of Stuttgart(ドイツ)

    • Related Report
      2019 Annual Research Report
  • [Int'l Joint Research] 安徽大学(中国)

    • Related Report
      2019 Annual Research Report
  • [Int'l Joint Research] AMD(米国)

    • Related Report
      2018 Annual Research Report
  • [Int'l Joint Research] University of Stuttgart(ドイツ)

    • Related Report
      2018 Annual Research Report
  • [Int'l Joint Research] 安徽大学(中国)

    • Related Report
      2018 Annual Research Report
  • [Int'l Joint Research] University of Stuttgart(Germany)

    • Related Report
      2017 Annual Research Report
  • [Int'l Joint Research] AMD(米国)

    • Related Report
      2017 Annual Research Report
  • [Journal Article] Probability of Switching activity to Locate Hotspots in Logic Circuits2021

    • Author(s)
      Y. Zhang, S. Holst, X. Wen, K. Miyase, S. Kajihara, J. Qian
    • Journal Title

      IEICE Trans. on Inf. & Syst.

      Volume: E104-D

    • Related Report
      2020 Annual Research Report
    • Peer Reviewed / Int'l Joint Research
  • [Journal Article] Non-intrusive Online Distributed Pulse Shrinking Based Interconnect Testing in 2.5D IC2020

    • Author(s)
      T. Ni, H. Chang, T. Song, Q. Xu, Z. Huang, H. Liang, A. Yan, X. Wen
    • Journal Title

      IEEE Trans. on Circuits and Systems II: Express Briefs

      Volume: 67 Issue: 11 Pages: 2657-2661

    • DOI

      10.1109/tcsii.2019.2962824

    • Related Report
      2020 Annual Research Report
    • Peer Reviewed / Int'l Joint Research
  • [Journal Article] LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Fault2020

    • Author(s)
      T. Ni, Y. Yao, H. Chang, L. Lu, H. Liang, A. Yan, Z. Huang, X. Wen
    • Journal Title

      IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems

      Volume: 39 Issue: 10 Pages: 2938-2951

    • DOI

      10.1109/tcad.2019.2946243

    • Related Report
      2020 Annual Research Report
    • Peer Reviewed / Int'l Joint Research
  • [Journal Article] A Novel TDMA-Based Fault Tolerance Technique for the TSVs in 3D-ICs Using Honeycomb Topology2020

    • Author(s)
      Ni Tianming、Yang Zhao、Chang Hao、Zhang Xiaoqiang、Lu Lin、Yan Aibin、Huang Zhengfeng、Wen Xiaoqing
    • Journal Title

      IEEE Transactions on Emerging Topics in Computing

      Volume: Early Access Issue: 2 Pages: 724-734

    • DOI

      10.1109/tetc.2020.2969237

    • Related Report
      2019 Annual Research Report
    • Peer Reviewed / Int'l Joint Research
  • [Journal Article] Novel Double-Node-Upset-Tolerant Memory Cell Designs through Radiation-Hardening-by-Design and Layout2019

    • Author(s)
      A. Yan, Z. Wu, J. Guo, J. Song, X. Wen
    • Journal Title

      IEEE Transactions on Reliability

      Volume: 68 Issue: 1 Pages: 354-363

    • DOI

      10.1109/tr.2018.2876243

    • Related Report
      2018 Annual Research Report
    • Peer Reviewed / Int'l Joint Research
  • [Journal Article] A Double-Node-Upset Self-Recoverable Latch Design for High Performance and Low Power Application2019

    • Author(s)
      A. Yan, K. Yang, Z. Huang, J. Zhang, J. Cui, X. Fang, M. Yi, X. Wen
    • Journal Title

      IEEE Transactions on Circuits and Systems II: Express Briefs

      Volume: 66 Issue: 2 Pages: 287-291

    • DOI

      10.1109/tcsii.2018.2849028

    • Related Report
      2018 Annual Research Report
    • Peer Reviewed / Int'l Joint Research
  • [Journal Article] A Method to Detect Bit Flips in a Soft-Error Resilient TCAM2017

    • Author(s)
      Syafalni Infall、Sasao Tsutomu、Wen Xiaoqing
    • Journal Title

      IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

      Volume: 37-8 Issue: 6 Pages: 1-1

    • DOI

      10.1109/tcad.2017.2748019

    • Related Report
      2018 Annual Research Report
    • Peer Reviewed / Int'l Joint Research
  • [Presentation] Probability of Switching activity to Locate Hotspots in Logic Circuits2020

    • Author(s)
      R. Oba, K. Miyase, R. Hoshino, S.-K. Lu, X. Wen, S. Kajihara
    • Organizer
      IEEE Workshop on RTL and High Level Testing
    • Related Report
      2020 Annual Research Report
    • Int'l Joint Research
  • [Presentation] Logic Fault Diagnosis of Hidden Delay Defects2020

    • Author(s)
      . Holst, M. Kampmann, A. Sprenger, J. D. Reimer, S. Hellebrand, H.-J. Wunderlich, X. Wen
    • Organizer
      Int'l Test Conf.
    • Related Report
      2020 Annual Research Report
    • Int'l Joint Research
  • [Presentation] LSIの領域毎の信号値遷移確率に基づく電力評価に関する研究2020

    • Author(s)
      大庭涼, 星野竜, 宮瀬紘平, 温暁青, 梶原誠司
    • Organizer
      信学技報, Vol. 120, No. 236, DC2020-33
    • Related Report
      2020 Annual Research Report
  • [Presentation] メモリのサイズおよび形状に起因するロジック部の高消費電力エリア特定に関する研究2020

    • Author(s)
      高藤大輝, 星野龍, 宮瀬紘平, 温暁青, 梶原誠司
    • Organizer
      電子情報通信学会技術研究報告, DC2020-72
    • Related Report
      2020 Annual Research Report
  • [Presentation] A Novel High Performance Scan-Test-Aware Hardened Latch Design2020

    • Author(s)
      R. Ma, S. Holst, X. Wen, A. Yan, H. Xu,
    • Organizer
      電子情報通信学会技術研究報告, DC2020-71
    • Related Report
      2020 Annual Research Report
  • [Presentation] メモリ搭載LSIに対するロジック部の消費電力解析に関する研究2020

    • Author(s)
      児玉優也, 宮瀬紘平, 高藤大輝, 温暁青, 梶原誠司
    • Organizer
      信学技報, Vol. 119, No. 420, DC2019-93
    • Related Report
      2019 Annual Research Report
  • [Presentation] LSIの高消費電力エリアに対する信号値遷移制御率向上に関する研究2020

    • Author(s)
      史傑, 宮瀬紘平, 温暁青, 梶原誠司
    • Organizer
      信学技報, Vol. 119, No. 420, DC2019-94
    • Related Report
      2019 Annual Research Report
  • [Presentation] ower-Aware Testing for Low-Power VLSI Circuits2019

    • Author(s)
      X. Wen
    • Organizer
      IEEE Int'l Conf. on Electron Devices and Solid-State Circuits
    • Related Report
      2019 Annual Research Report
    • Int'l Joint Research / Invited
  • [Presentation] A Static Method for Analyzing Hotspot Distribution on the LSI2019

    • Author(s)
      K. Miyase, Y. Kawano, S.-K. Lu, X. Wen, S. Kajihara
    • Organizer
      IEEE Int'l Test Conf. in Asia
    • Related Report
      2019 Annual Research Report
    • Int'l Joint Research
  • [Presentation] Targeted Partial-Shift For Mitigating Shift Switching Activity Hot-Spots During Scan Test2019

    • Author(s)
      S. Holst, S. Shi, and X. Wen
    • Organizer
      IEEE Pacific Rim Int'l Symp. on Dependable Computing
    • Related Report
      2019 Annual Research Report
    • Int'l Joint Research
  • [Presentation] Variation-Aware Small Delay Fault Diagnosis on Compacted Failure Data2019

    • Author(s)
      S. Holst, E. Schneider, M. A. Kochte, X. Wen, H.-J. Wunderlich
    • Organizer
      Int'l Test Conf.
    • Related Report
      2019 Annual Research Report
    • Int'l Joint Research
  • [Presentation] Single-Event Double-Upset Self-Recoverable and Single-Event Transient Pulse Filterable Latch Design for Low Power Applications2019

    • Author(s)
      A. Yan, Z. Wu, K. Yang, Y. Ling, X. Wen
    • Organizer
      22nd Design, Automation and Test in Europe
    • Related Report
      2018 Annual Research Report
    • Int'l Joint Research
  • [Presentation] Scan Chain Grouping for Mitigating IR-Drop-Induced Test Data Corruption2019

    • Author(s)
      Y. Zhang, S. Holst, X. Wen, K. Miyase, S. Kajihara, J. Qian
    • Organizer
      第11回LSIテストセミナー
    • Related Report
      2018 Annual Research Report
  • [Presentation] LSIのホットスポット分布の解析に関する研究2019

    • Author(s)
      河野雄大, 宮瀬紘平, 呂學坤, 温暁青, 梶原誠司
    • Organizer
      電子情報通信学会ディペンダブルコンピューティン研究会
    • Related Report
      2018 Annual Research Report
  • [Presentation] Small Delay Fault Diagnosis on Compacted Responses2019

    • Author(s)
      S. Holst, E. Schneider, M. A. Kochte, X. Wen, H.-J. Wunderlich
    • Organizer
      第80回 FTC 研究会
    • Related Report
      2018 Annual Research Report
  • [Presentation] Clock-Skew-Aware Scan Chain Grouping for Mitigating Shift Timing Failures in Low-Power Scan Testing2018

    • Author(s)
      Y. Zhang, X. Wen, S. Holst, K. Miyase, S. Kajihara, H.-J. Wunderlich, J. Qian
    • Organizer
      IEEE Asian Test Symposium
    • Related Report
      2018 Annual Research Report
    • Int'l Joint Research
  • [Presentation] Bit-Flip Errors Detection using Random Partial Don't-Care Keys for a Soft-Error-Tolerant TCAM2018

    • Author(s)
      I. Syafalni, T. Sasao, X. Wen
    • Organizer
      27th International Workshop on Logic and Synthesis
    • Related Report
      2018 Annual Research Report
    • Int'l Joint Research
  • [Presentation] The Impact of Production Defects on the Soft-Error Tolerance of Hardened Latches2018

    • Author(s)
      S. Holst, R. Ma, X. Wen
    • Organizer
      IEEE European Test Symposium
    • Related Report
      2018 Annual Research Report
    • Int'l Joint Research
  • [Presentation] The Impact of Production Defects on the Soft-Error Tolerance of Hardened Latches2018

    • Author(s)
      S. Holst, R. Ma, X. Wen
    • Organizer
      第17 回情報科学技術フォーラム
    • Related Report
      2018 Annual Research Report
  • [Presentation] Scan Chain Grouping for Mitigating IR-Drop-Induced Test Data Corruption2018

    • Author(s)
      Y. Zhang, S. Holst, X. Wen, K. Miyase, S. Kajihara, J. Qian
    • Organizer
      第17 回情報科学技術フォーラム
    • Related Report
      2018 Annual Research Report
  • [Presentation] Locating Hot Spot with Justification Techniques in a Layout Design2017

    • Author(s)
      K. Miyase, Y. Kawano, X. Wen, S. Kajihara
    • Organizer
      Proc. of IEEE Workshop on RTL and High Level Testing
    • Related Report
      2017 Annual Research Report
    • Int'l Joint Research
  • [Presentation] Scan Chain Grouping for Mitigating IR-Drop-Induced Test Data Corruption2017

    • Author(s)
      Y. Zhang, S. Holst, X. Wen, K. Miyase, S. Kajihara, J. Qian
    • Organizer
      Proc. of IEEE Asian Test Symp.
    • Related Report
      2017 Annual Research Report
    • Int'l Joint Research
  • [Presentation] Analysis and Mitigation of IR-Drop Induced Scan Shift-Errors2017

    • Author(s)
      S. Holst, E. Schneiderz, H. Kawagoe, M. A. Kochtez, K. Miyase, H.-J. Wunderlichz, S. Kajihara, X. Wen
    • Organizer
      Proc. of IEEE Int'l Test Conf.
    • Related Report
      2017 Annual Research Report
    • Int'l Joint Research

URL: 

Published: 2017-04-28   Modified: 2022-05-20  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi