SFQ Fast Fourier Transform Circuit Using Localized SignalTransmission
| Project/Area Number |
18080001
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research on Priority Areas
|
| Allocation Type | Single-year Grants |
|---|
| Review Section |
Science and Engineering
|
|---|
| Research Institution | Tohoku University |
|---|
Principal Investigator |
NAKAJIMA Koji Tohoku University, 電気通信研究所, 教授 (60125622)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
ONOMI Takeshi 東北大学, 電気通信研究所, 助教 (70312676)
|
|---|
| Project Period (FY) |
2006 – 2009
|
| Project Status |
Completed (Fiscal Year 2009)
|
| Budget Amount *help |
¥42,600,000 (Direct Cost: ¥42,600,000)
Fiscal Year 2009: ¥3,300,000 (Direct Cost: ¥3,300,000)
Fiscal Year 2008: ¥3,300,000 (Direct Cost: ¥3,300,000)
Fiscal Year 2007: ¥23,200,000 (Direct Cost: ¥23,200,000)
Fiscal Year 2006: ¥12,800,000 (Direct Cost: ¥12,800,000)
|
|---|
| Keywords | 超伝導材料・素子 / 局在電磁波 / 磁束量子 / ジョセフソン接合 / フーリエ変換 |
|---|
| Research Abstract |
We have designed and implemented a 4-bit Carry Look-ahead Adder and 4-bit parallel multipliers for a Fast Fourier Transform system. In a high frequency functional test~30GHz, we confirmed the successful operation of the CLA. We also confirmed the successful operation of the multiplier in a low speed tests. The combination of the fabricated circuits realizes the building blocks of a 4-bit Decimation-in-Time radix 2 butterfly unit that enable us to construct an FFT system.
|
Report
(6 results)
Research Products
(85 results)
