• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Analog-Digital Mixed Signal Reconfigurable System for Machine Learning to Analog Signal

Research Project

Project/Area Number 18K11223
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeMulti-year Fund
Section一般
Review Section Basic Section 60040:Computer system-related
Research InstitutionThe University of Kitakyushu

Principal Investigator

NAKATAKE SHIGETOSHI  北九州市立大学, 国際環境工学部, 教授 (10282831)

Project Period (FY) 2018-04-01 – 2021-03-31
Project Status Completed (Fiscal Year 2020)
Budget Amount *help
¥4,290,000 (Direct Cost: ¥3,300,000、Indirect Cost: ¥990,000)
Fiscal Year 2020: ¥1,820,000 (Direct Cost: ¥1,400,000、Indirect Cost: ¥420,000)
Fiscal Year 2019: ¥1,430,000 (Direct Cost: ¥1,100,000、Indirect Cost: ¥330,000)
Fiscal Year 2018: ¥1,040,000 (Direct Cost: ¥800,000、Indirect Cost: ¥240,000)
Keywordsセンサノード / 機械学習ハードウェア / パーセプトロン回路 / ニューラルネットワーク / アナログ・デジタル混在回路 / 機械学習 / アナログ・パーセプトロン回路 / DACベース乗算器 / 低電力ニューラルネットワーク回路 / 低電力ニューラルネットネットワーク回路 / アナログ再構成システム / アナログ・パーセプトロン / 生体センシング
Outline of Final Research Achievements

In this work, we focus on the perceptron, which is an essential function of neural network, and realize it by using a DAC-type multiplier that corresponds to the calculation of the weight sum for inputs, and a source-follower circuit that corresponds to the activation function ReLU. We demonstrate to reduce the hardware cost intended to be installed in a sensor node. Therefore, we design the circuit and layout of the multi-layer neutral network with the proposed perceptron circuit, and carried out chip fabrication and measurement evaluation by the CMOS 0.6um process. As a result, we are confirmed the fundamental function as a neutral network, and convinced the superiority in terms of area and power consumption compared to the conventional digitally mounted circuit using FPGA.

Academic Significance and Societal Importance of the Research Achievements

本研究では、ニュートラルネットワークのアナデジ混在の実装方法およびその優位性を示すことにより、現在主流のデジタル実装以外の選択肢を見出すことができた。また、提案回路を実際のチップ試作・測定により評価することにより、その方式の妥当性に実装面からの説得性を与えることができた。この研究をさらに発展させることにより、センサーノードの軽量化が進み、多数のセンサを必要とする、例えば、ブレイン・マシン・インターフェースへの応用も期待できる。

Report

(4 results)
  • 2020 Annual Research Report   Final Research Report ( PDF )
  • 2019 Research-status Report
  • 2018 Research-status Report
  • Research Products

    (19 results)

All 2021 2020 2019 2018

All Journal Article (11 results) (of which Int'l Joint Research: 3 results,  Peer Reviewed: 11 results,  Open Access: 1 results) Presentation (8 results) (of which Int'l Joint Research: 2 results)

  • [Journal Article] Approximate Decomposition of Multi-output LUTs under Acceptable Error Tolerance2021

    • Author(s)
      Xuechen Zang, Shigetoshi Nakatake, Hiroyuki Kozutsumi, Mitsunori Katsu, Shoichi Sekiguch
    • Journal Title

      Proceedings of SASIMI2021

      Volume: 1 Pages: 137-141

    • Related Report
      2020 Annual Research Report
    • Peer Reviewed
  • [Journal Article] Implementation of Analog Perceptron as an Essential Element of Configurable Neural Networks2020

    • Author(s)
      Chao Geng, Qingji Sun, Shigetoshi Nakatake
    • Journal Title

      Sensors

      Volume: 20 Issue: 15 Pages: 4222-4222

    • DOI

      10.3390/s20154222

    • Related Report
      2020 Annual Research Report
    • Peer Reviewed / Open Access
  • [Journal Article] An Analog CMOS Implementation for Multi-layer Perceptron With ReLU Activation2020

    • Author(s)
      Chao Geng, Qingji Sun, Shigetoshi Nakatake
    • Journal Title

      Proceedings of MOCAST2020

      Volume: 1 Pages: 1-6

    • DOI

      10.1109/mocast49295.2020.9200299

    • Related Report
      2020 Annual Research Report
    • Peer Reviewed
  • [Journal Article] A Fully Synthesizable, 0.3V, 10nW Rail-to-rail Dynamic Voltage Comparator2020

    • Author(s)
      Xuncheng Zou, Shigetoshi Nakatake
    • Journal Title

      Proceedings of MWSCAS2020

      Volume: 1 Pages: 199-202

    • DOI

      10.1109/mwscas48704.2020.9184498

    • Related Report
      2020 Annual Research Report
    • Peer Reviewed
  • [Journal Article] A Low Voltage Stochastic Flash ADC without Comparator2019

    • Author(s)
      Xuncheng Zou, Shigetoshi Nakatake
    • Journal Title

      IEICE Transactions on Fundamentals

      Volume: 102-A(7) Pages: 886-893

    • NAID

      130007670857

    • Related Report
      2019 Research-status Report
    • Peer Reviewed
  • [Journal Article] On-chip resistance configuration by subthreshold MOSFET-array for ultra weak current sensing2019

    • Author(s)
      Xinghuai Zhang, Shigetoshi Nakatake
    • Journal Title

      Proceedings of IEEE APCCAS2019

      Volume: 1 Pages: 261-264

    • Related Report
      2019 Research-status Report
    • Peer Reviewed
  • [Journal Article] An Impedance Measurement of Intravesical Urine Volume Appropriate to Seated Posture2019

    • Author(s)
      Ryosuke Sakai, Shigetoshi Nakatake
    • Journal Title

      Proceedings of IEEE APCCAS2019

      Volume: 1 Pages: 385-388

    • Related Report
      2019 Research-status Report
    • Peer Reviewed
  • [Journal Article] Density Optimization for Analog Layout Based on Transistor-Array. IEICE Transactions2019

    • Author(s)
      Chao Geng, Bo Liu, Shigetoshi Nakatake
    • Journal Title

      IEICE Transactions on Fundamentals

      Volume: 102-A(12) Pages: 1720-1730

    • Related Report
      2019 Research-status Report
    • Peer Reviewed
  • [Journal Article] Low Voltage CMOS Current Mode Reference Circuit without Operational Amplifiers2018

    • Author(s)
      Kenya Kondo, Koichi Tanno, Hiroki Tamura, Shigetoshi Nakatake
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

      Volume: 101-A (5) Pages: 748-754

    • NAID

      130006729412

    • Related Report
      2018 Research-status Report
    • Peer Reviewed / Int'l Joint Research
  • [Journal Article] Analog perceptron circuit with DAC-based multiplier2018

    • Author(s)
      Yoritaka Ishiguchi, Daishi Isogai, Takuma Osawa, Shigetoshi Nakatake
    • Journal Title

      Integration

      Volume: 63 Pages: 240-247

    • Related Report
      2018 Research-status Report
    • Peer Reviewed / Int'l Joint Research
  • [Journal Article] Routable and Matched Layout Styles for Analog Module Generation2018

    • Author(s)
      Bo Liu, Gong Chen, Bo Yang, Shigetoshi Nakatake
    • Journal Title

      ACM Transactions on Design Automation of Electronic Systems

      Volume: 23(4)

    • Related Report
      2018 Research-status Report
    • Peer Reviewed / Int'l Joint Research
  • [Presentation] 汎用論理スイッチを伴うPLA再構成デコーダの設計とポストレイアウトシミュレーション検証2019

    • Author(s)
      石川大暉・八尋信之・中武繁寿
    • Organizer
      電子情報通信学会 コンピュータシステム研究会
    • Related Report
      2019 Research-status Report
  • [Presentation] アナデジ混在パーセプトロン回路におけるDAC型乗算回路に関する検討2019

    • Author(s)
      野口仁一郎・中武繁寿
    • Organizer
      電子情報通信学会 コンピュータシステム研究会
    • Related Report
      2019 Research-status Report
  • [Presentation] OpenSource Multi-functional Memory Unit andApplication to Approximate Computing2019

    • Author(s)
      Shigetoshi Nakatake
    • Organizer
      IEEE HPEC2019
    • Related Report
      2019 Research-status Report
  • [Presentation] Approximate Function Configuration by Neural Network on Memory-array Unit2019

    • Author(s)
      Xuechen Zang, Shigetoshi Nakatake, Hiroyuki Kozutsumi, Mitsunori Katsu, Shoichi Sekiguchi
    • Organizer
      SASIMI2019
    • Related Report
      2019 Research-status Report
  • [Presentation] Ultra Low Current Measurement with On-chip High Resistance of MOSFET Array2019

    • Author(s)
      Xinghuai Zhang, Daishi Isogai, Takaaki Shirakawa, Shigetoshi Nakatake
    • Organizer
      SASIMI2019
    • Related Report
      2019 Research-status Report
  • [Presentation] An Intravesical Urine Volume Sensor Robust to Body Posture and Movement2019

    • Author(s)
      Ryousuke Sakai, Shigetoshi Nakatake
    • Organizer
      SASIMI201
    • Related Report
      2019 Research-status Report
  • [Presentation] Analog Neural Circuit with DAC-based Perceptron2018

    • Author(s)
      Yoritaka Ishiguchi and Shigetoshi Nakatake
    • Organizer
      Workshop on Hardware and Algorithms for Learning On-a-chip (HALO) 2018
    • Related Report
      2018 Research-status Report
    • Int'l Joint Research
  • [Presentation] Approximate Computing in Memory with PLA-based Reconfigurable Decoder2018

    • Author(s)
      Nobuyuki Yahiro and Shigetoshi Nakatake
    • Organizer
      Workshop on Hardware and Algorithms for Learning On-a-chip (HALO) 2018
    • Related Report
      2018 Research-status Report
    • Int'l Joint Research

URL: 

Published: 2018-04-23   Modified: 2022-01-27  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi