| Project/Area Number |
20310093
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
Social systems engineering/Safety system
|
|---|
| Research Institution | Nagaoka University of Technology |
|---|
Principal Investigator |
HIRAO Yuji Nagaoka University of Technology, 技術経営研究科, 教授 (90426007)
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
FUTSUHARA Koichi 長岡技術科学大学, 名誉教授 (70377216)
SAKAI Masayoshi 長岡技術科学大学, 技術経営研究科, 実務家教授 (50516010)
SUGIMOTO Akira 明治大学, 理工学部, 教授 (90347667)
FUKUDA Takabumi 長岡技術科学大学, 技術経営研究科, 教授 (80208959)
KIMURA Tetsuya 長岡技術科学大学, 技術経営研究科, 准教授 (70273802)
|
|---|
| Project Period (FY) |
2008 – 2010
|
| Project Status |
Completed (Fiscal Year 2010)
|
| Budget Amount *help |
¥20,150,000 (Direct Cost: ¥15,500,000、Indirect Cost: ¥4,650,000)
Fiscal Year 2010: ¥3,640,000 (Direct Cost: ¥2,800,000、Indirect Cost: ¥840,000)
Fiscal Year 2009: ¥3,380,000 (Direct Cost: ¥2,600,000、Indirect Cost: ¥780,000)
Fiscal Year 2008: ¥13,130,000 (Direct Cost: ¥10,100,000、Indirect Cost: ¥3,030,000)
|
|---|
| Keywords | フェールセーフ / AND回路 / 安全 |
|---|
| Research Abstract |
4-input fail-safe AND units, which can drive a small size relay, have been realized on a printed-circuit board (20mm×35mm) by CMOS circuits which are shielded by ground terminals together with other safety measures. As a method to lessen fault effect analyses, optically coupled fail-safe AND gates have been also proposed. Furthermore, for new application of safety technologies, a safety relay driver with contacts in a safe operational order and a fail-safe counter for low-speed detection were made on an experimental basis, and their validity has been revealed.
|
