Composing High-Performance Simulation Codes by Temporal-Spatial Tiling
| Project/Area Number |
23300006
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (B)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
Software
|
|---|
| Research Institution | Kyoto University |
|---|
Principal Investigator |
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
IWASHITA Takeshi 京都大学, 学術情報メディアセンター, 准教授 (30324685)
HIRAISHI Tasuku 京都大学, 学術情報メディアセンター, 助教 (60528222)
OMUA Yoshiharu 京都大学, 生存圏研究所, 教授 (50177002)
MURATA Sumihiko 京都大学, 大学院・工学研究科, 准教授 (30273478)
|
|---|
| Project Period (FY) |
2011-04-01 – 2014-03-31
|
| Project Status |
Completed (Fiscal Year 2013)
|
| Budget Amount *help |
¥19,110,000 (Direct Cost: ¥14,700,000、Indirect Cost: ¥4,410,000)
Fiscal Year 2013: ¥6,760,000 (Direct Cost: ¥5,200,000、Indirect Cost: ¥1,560,000)
Fiscal Year 2012: ¥6,630,000 (Direct Cost: ¥5,100,000、Indirect Cost: ¥1,530,000)
Fiscal Year 2011: ¥5,720,000 (Direct Cost: ¥4,400,000、Indirect Cost: ¥1,320,000)
|
|---|
| Keywords | ハイパフォーマンスコンピューティング / タイリング / コード生成 / コード変換 / 並列処理・分散処理 |
|---|
| Research Abstract |
Temporal-Spatial (TS) tiling proposed in this research is an optimization technique to improve the memory access locality in a TS-nested loop, adopted in most of simulation codes as their fundamental structure, by splitting the spatial loop into a set of those for smaller spaces (tiles) fitting to cache memory and by iterating updates on each tile for multiple time steps. In this research, we developed a framework of automatic application of TS tiling based on local-view fragmental coding, and then applied TS tiling to applications including FDTD electromagnetic field analysis, PIC plasma simulation, and multi-grid Poisson solver, to confirm each application is accelerated by factor two as we aimed at.
|
Report
(4 results)
Research Products
(35 results)
