• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

The robust clock and data recovery circuit for high-speed communication system

Research Project

Project/Area Number 23560462
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeMulti-year Fund
Section一般
Research Field Communication/Network engineering
Research InstitutionThe University of Shiga Prefecture

Principal Investigator

KISHINE Keiji  滋賀県立大学, 工学部, 准教授 (20512776)

Project Period (FY) 2011 – 2013
Project Status Completed (Fiscal Year 2013)
Budget Amount *help
¥5,720,000 (Direct Cost: ¥4,400,000、Indirect Cost: ¥1,320,000)
Fiscal Year 2013: ¥260,000 (Direct Cost: ¥200,000、Indirect Cost: ¥60,000)
Fiscal Year 2012: ¥520,000 (Direct Cost: ¥400,000、Indirect Cost: ¥120,000)
Fiscal Year 2011: ¥4,940,000 (Direct Cost: ¥3,800,000、Indirect Cost: ¥1,140,000)
KeywordsLSI / アナログ回路 / フリップフロップ / メタスタビリティ / 光フロントエンド / 同期回路 / 微細デバイス / 超高速 / ロバスト / 極微細デバイス / CMOS / 安定動作 / 瞬時同期 / 65nm / VCO / 光通信 / 高速 / 低ジッタ / 低雑音
Research Abstract

In high speed optical communication systems, it is essential to provide robust clock and data recovery (CDR) circuits in which the quality of the system depends on those. To make clear the relation between the characteristics of devices and those of circuit operation, we propose the small signal equivalent circuit model for a CML buffer circuit and a voltage control oscillator (VCO) circuit which generates the reference clock signal. Using the equations for circuit design, we analyze the operation characteristics of the circuits and make it clear the design methodology of the circuit for achieving the robust CDR operation. To investigate the delay time generated by the CML buffer circuit and the oscillation frequency of the VCO, we fabricated those ICs by 65nm-CMOS and measure the delay and frequency. We confirm the advantage of the model and equation. Furthermore, we propose the burst mode CDR with symmetric loops. The circuit shows the instantaneous locking in HSPICE simulation.

Report

(4 results)
  • 2013 Annual Research Report   Final Research Report ( PDF )
  • 2012 Research-status Report
  • 2011 Research-status Report
  • Research Products

    (28 results)

All 2014 2013 2012 2011 Other

All Journal Article (2 results) (of which Peer Reviewed: 2 results) Presentation (24 results) Remarks (2 results)

  • [Journal Article] Area effective inductive peaking with interwoven inductor for high speed Laser Diode Driver for Optical Communication System2012

    • Author(s)
      Takeshi Kuboki, Yusuke Ohtomo, Akira Tsuchiya, Keiji Kishine and Hidetoshi Onodera
    • Journal Title

      IEICE Transactions on Communications

      Volume: E95.A,No.2 Pages: 479-486

    • NAID

      10030607634

    • Related Report
      2013 Final Research Report
    • Peer Reviewed
  • [Journal Article] Area-effective inductive peaking with interwoven inductor for high-speed Laser-Diode Driver for Optical Communication System2012

    • Author(s)
      Takeshi KUBOKI, Yusuke OHTOMOyyb), Akira TSUCHIYA, Keiji KISHINE and Hidetoshi ONODERA
    • Journal Title

      IEICE TRANS. FUNDAMENTALS

      Volume: VOL.E95-A Pages: 479-486

    • NAID

      10030607634

    • Related Report
      2011 Research-status Report
    • Peer Reviewed
  • [Presentation] 25Gbit/s動作に向けたプリエンファシス機能付き65nm-CMOS出力バッファ回路の検討2014

    • Author(s)
      田中友規,桂井宏明,井上洋,岸根桂路,野河正史,稲葉博美
    • Organizer
      2014年電子情報通信学会総合大会
    • Place of Presentation
      (C-12-5)
    • Related Report
      2013 Final Research Report
  • [Presentation] 65nm-CMOSを用いたインダクティブピーキング型低雑音VCO2014

    • Author(s)
      井上洋,岸根桂路,土谷亮,稲葉博美
    • Organizer
      2014年電子情報通信学会総合大会
    • Place of Presentation
      (C-12-39)
    • Related Report
      2013 Final Research Report
  • [Presentation] 65nm-CMOSを用いたインダクティブピーキング型低雑音VCO2014

    • Author(s)
      井上洋,稲葉博美,岸根桂路,土谷亮
    • Organizer
      電子情報通信学会総合大会
    • Place of Presentation
      新潟
    • Related Report
      2013 Annual Research Report
  • [Presentation] 5Gbit/s動作に向けたプリエンファシス機能付き65nm-CMOS出力バッファ回路の検討2014

    • Author(s)
      田中友規,井上洋,稲葉博美,岸根桂路,桂井宏明・野河正史
    • Organizer
      電子情報通信学会総合大会
    • Place of Presentation
      新潟
    • Related Report
      2013 Annual Research Report
  • [Presentation] Small-signal equival-ent circuit analysis for designing an around 10GHz CMOS ring VCO2013

    • Author(s)
      Keiji Kishine, Hiromi Inaba, Yusuke Ohtomo, Hiroshi Koizumi, Makoto Nakamura and Mitsuo Nakamura
    • Organizer
      IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS 2013)
    • Place of Presentation
      (査読あり)
    • Related Report
      2013 Final Research Report
  • [Presentation] トランジスタサイズに着目した微細CMOS D-FF回路の高速化設計2013

    • Author(s)
      浜田泰輔,井上洋,岸根桂路,土谷亮,久保木猛,稲葉博美
    • Organizer
      2013年電子情報通信学会総合大会
    • Place of Presentation
      (C-12-8)
    • Related Report
      2013 Final Research Report
  • [Presentation] インダクティブピーキングを利用したリング型VCOの低ジッタ化に関する研究2013

    • Author(s)
      井上洋,浜田泰輔,岸根桂路,中野慎介・中村誠,土谷亮,久保木猛,稲葉博美
    • Organizer
      2013年電子情報通信学会総合大会
    • Place of Presentation
      (C-12-65)
    • Related Report
      2013 Final Research Report
  • [Presentation] Small-signal equivalent circuit analysis for designing an around 10GHz CMOS ring VCO2013

    • Author(s)
      Keiji Kishine, Hiromi Inaba, Yusuke Ohtomo, Hiroshi Koizumi, Makoto Nakamura and Mitsuo Nakamura
    • Organizer
      IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS 2013)
    • Place of Presentation
      U.S.A. OHIO
    • Related Report
      2013 Annual Research Report
  • [Presentation] The Parallel Multiple Electric Power Conversion System Constructed by Connecting Three Power Converters2013

    • Author(s)
      M. Nakai, H. Inaba, K. Kishine and K. Ishikura
    • Organizer
      International Conference on Electrical Machines and Systems (ICEMS 2013)
    • Place of Presentation
      KOREA
    • Related Report
      2013 Annual Research Report
  • [Presentation] Simulation Analysis of Control Methods for Parallel Multi-Operating System Constructed by the Same Output Power Convereters2013

    • Author(s)
      K. Ishikura, H. Inaba, K. Kishine and M. Nakai
    • Organizer
      International Conference on Electrical Machines and Systems (ICEMS 2013)
    • Place of Presentation
      KOREA
    • Related Report
      2013 Annual Research Report
  • [Presentation] Method Controlling Two or More Sets of PMSMby One Inverter on a Railway Vehicle2013

    • Author(s)
      T. Ito, H. Inaba, K. Kishine, M. Nakai and K. Ishikura
    • Organizer
      International Conference on Electrical Machines and Systems (ICEMS 2013)
    • Place of Presentation
      KOREA
    • Related Report
      2013 Annual Research Report
  • [Presentation] A 25-Gb/s LD Driver with Area-Efficient Inductor in a 0.18μm CMOS2013

    • Author(s)
      Takeshi Kuboki, Yusuke Ohtomo, Akira Tsuchiya, Keiji Kishine, Hidetoshi Onodera
    • Organizer
      The 18th Asia and South Pacific Design Automation Conference
    • Place of Presentation
      横浜
    • Related Report
      2012 Research-status Report
  • [Presentation] トランジスタサイズに着目した微細CMOS D-FF回路の高速化設計手法2013

    • Author(s)
      浜田泰輔,井上 洋,岸根桂路,土谷 亮,久保木 猛,・稲葉博美
    • Organizer
      電子情報通信学会 2013年総合大会
    • Place of Presentation
      岐阜大学
    • Related Report
      2012 Research-status Report
  • [Presentation] インダクティブピーキングを利用したリング型VCOの低ジッタ化に関する研究2013

    • Author(s)
      井上 洋,浜田泰輔,岸根桂路,土谷 亮,久保木 猛,・稲葉博美
    • Organizer
      電子情報通信学会 2013年総合大会
    • Place of Presentation
      岐阜大学
    • Related Report
      2012 Research-status Report
  • [Presentation] Design method for an over-10-Gb/s CMOS CML buffer circuit for delay control2012

    • Author(s)
      Keiji Kishine, Hiromi Inaba, Yusuke Ohtomo, Makoto Nakamura, Mitsuo Nakamura
    • Organizer
      IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)
    • Place of Presentation
      (査読あり)
    • Related Report
      2013 Final Research Report
  • [Presentation] Design method for an over-10-Gb/s CMOS CML buffer circuit for delay control2012

    • Author(s)
      Keiji Kishine,Yusuke Ohtomo, Makoto Nakamura, Mitsuo Nakamura and Hiromi Inaba
    • Organizer
      The 55th International Midwest Symposium on Circuits and systems (IEEE MWSCAS 2012)
    • Place of Presentation
      Boise, Idaho, U.S.A.
    • Related Report
      2012 Research-status Report
  • [Presentation] An electric power conversion system composed of two parallel-connected converters providing different output currents2012

    • Author(s)
      Hiromi Inaba, Keiji Kishine and Yasufumi Igura
    • Organizer
      The 15th International Conference on Electrical Machines and Systems (ICEMS 2012 )
    • Place of Presentation
      札幌
    • Related Report
      2012 Research-status Report
  • [Presentation] 複合インダクタ搭載VCSELドライバ回路のS-パラメータ評価結果2012

    • Author(s)
      久保木猛, 大友祐輔, 土谷亨, 岸根桂路, 小野寺秀俊
    • Organizer
      シリコンアナログRF研究会
    • Place of Presentation
      会津大学
    • Related Report
      2012 Research-status Report
  • [Presentation] 奇数台の電力変換による並列多重電力変換装置2012

    • Author(s)
      中井満貴 , 稲葉博美, 岸根桂路
    • Organizer
      電気学会産業応用部門大会
    • Place of Presentation
      千葉工業大学
    • Related Report
      2012 Research-status Report
  • [Presentation] 完全差動回路構成GVCOの高速化設計2012

    • Author(s)
      川中啓敬、岸根桂路、土谷亨、小野寺秀俊
    • Organizer
      2012年 電子情報通信学会総合大会2012
    • Place of Presentation
      岡山大学
    • Related Report
      2011 Research-status Report
  • [Presentation] 高ビットエラー環境下におけるバーストACK通信方式の提案2012

    • Author(s)
      河村 拓真、岸根桂路、稲葉博美
    • Organizer
      平成24年電気学会全国大会
    • Place of Presentation
      広島工業大学
    • Related Report
      2011 Research-status Report
  • [Presentation] Bandwidth Enhancement for High Speed Amplifier Utilizing Mutually Coupled On-Chip Inductors2011

    • Author(s)
      Akira Tsuchiya, Takeshi Kuboki, Yusuke Ohtomo, Keiji Kishine, Shigekazu Miyawaki, Makoto Nakamura and Hidetoshi Onodera
    • Organizer
      International SoC Design Conference 2011
    • Place of Presentation
      Ramada plaza hotel, 韓国, jeju
    • Related Report
      2011 Research-status Report
  • [Presentation] A 10.3Gbps TransImpedance Amplifier with Mutually Coupled Inductors in 0.18-μm CMOS2011

    • Author(s)
      Shigekazu Miyawaki, Makoto Nakamura, Akira Tsuchiya, Keiji Kishine and Hidetoshi Onodera
    • Organizer
      International SoC Design Conference 2011
    • Place of Presentation
      Ramada plaza hotel, 韓国, jeju
    • Related Report
      2011 Research-status Report
  • [Presentation] 複合インダクタを用いたVCSELドライバの設計2011

    • Author(s)
      久保木猛、大友祐輔、土谷亨、岸根桂路、小野寺秀俊
    • Organizer
      シリコンアナログRF研究会
    • Place of Presentation
      キャンパスプラザ京都
    • Related Report
      2011 Research-status Report
  • [Remarks]

    • URL

      http://www.e.usp.ac.jp/~ectw/index.html

    • Related Report
      2013 Final Research Report
  • [Remarks] 電子システム工学科電子回路分野

    • URL

      http://www.e.usp.ac.jp/~ectw/index.html

    • Related Report
      2013 Annual Research Report

URL: 

Published: 2011-08-05   Modified: 2019-07-29  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi