• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Study on LSI design methods for security and testability

Research Project

Project/Area Number 25540020
Research Category

Grant-in-Aid for Challenging Exploratory Research

Allocation TypeMulti-year Fund
Research Field Computer system
Research InstitutionKyoto Sangyo University (2014)
Kyushu University (2013)

Principal Investigator

YOSHIMURA Masayoshi  京都産業大学, コンピュータ理工学部, 准教授 (90452820)

Project Period (FY) 2013-04-01 – 2015-03-31
Project Status Completed (Fiscal Year 2014)
Budget Amount *help
¥3,770,000 (Direct Cost: ¥2,900,000、Indirect Cost: ¥870,000)
Fiscal Year 2014: ¥1,560,000 (Direct Cost: ¥1,200,000、Indirect Cost: ¥360,000)
Fiscal Year 2013: ¥2,210,000 (Direct Cost: ¥1,700,000、Indirect Cost: ¥510,000)
Keywords安全 / 信頼性 / LSI設計技術 / 暗号LSI / 製造テスト / テストパタン生成 / テスト容易化設計 / 秘密情報 / スキャン設計 / 製造検査容易性 / 動作合成 / 設計手法 / LSI / 製造検査 / 情報漏洩 / 情報量
Outline of Final Research Achievements

The scan design method makes it possible to increase testability. Scan-based Attacks with scan design decrease security for confidential information on LSIs. Conventional methods provide assurance of security with complicated scan designs. If information about complicated scan designs, attackers could obtain confidential information on LSIs by using scan-based attacks. Complicated scan designs is a novel confidential information.
We proposed a design method with both testability and security without depending on complicated scan designs. The proposed method is a design method which ensures testability on behavior level testability without scan design. Several designs were applied to the proposed methods. We measured quantitatively the security for the designs applied to the proposed method. The measure for security evaluation is mutual information.

Report

(3 results)
  • 2014 Annual Research Report   Final Research Report ( PDF )
  • 2013 Research-status Report
  • Research Products

    (9 results)

All 2015 2014 2013

All Journal Article (2 results) (of which Peer Reviewed: 2 results) Presentation (7 results)

  • [Journal Article] A Test Compaction Oriented Don't Care Identification Method Based on X-bit Distribution2013

    • Author(s)
      Hiroshi Yamazaki, Motohiro Wakazono, Toshinori Hosokawa, and Masayoshi Yoshimura
    • Journal Title

      IEICE Transactions on Information and Systems

      Volume: E96.D Issue: 9 Pages: 1994-2002

    • DOI

      10.1587/transinf.E96.D.1994

    • NAID

      130003370988

    • ISSN
      0916-8532, 1745-1361
    • Related Report
      2013 Research-status Report
    • Peer Reviewed
  • [Journal Article] Efficient Fault Simulation Algorithms for Analyzing Soft Error Propagation in Sequential Circuits2013

    • Author(s)
      Taiga Takata, Masayoshi Yoshimura, and Yusuke Matsunaga
    • Journal Title

      IPSJ Transactions on System LSI Design Methodology

      Volume: 6 Issue: 0 Pages: 127-134

    • DOI

      10.2197/ipsjtsldm.6.127

    • NAID

      130003369396

    • ISSN
      1882-6687
    • Related Report
      2013 Research-status Report
    • Peer Reviewed
  • [Presentation] A Multi Cycle Capture Test Generation Method for Low Capture Power Dissipation2015

    • Author(s)
      Hiroshi Yamazaki, Jun Nishimaki, Toshinori Hosokawa and Masayoshi Yoshimura
    • Organizer
      Designing with Uncertainty - Opportunities & Challenges
    • Place of Presentation
      Grenoble, France
    • Year and Date
      2015-03-13
    • Related Report
      2014 Annual Research Report
  • [Presentation] スキャンベース攻撃を考慮した暗号LSIのテスト手法2015

    • Author(s)
      吉村 正義, 西間木 淳, 細川 利典
    • Organizer
      ディペンダブルコンピューティング研究会
    • Place of Presentation
      機械振興会館,東京
    • Year and Date
      2015-02-12
    • Related Report
      2014 Annual Research Report
  • [Presentation] SATを用いた低キャプチャ電力指向ドントケア割当て法2014

    • Author(s)
      高橋慶安・山崎紘史・細川利典(日大)・吉村正義(九大)
    • Organizer
      ディペンダブルコンピューティング研究会
    • Place of Presentation
      東京・機械振興会館
    • Related Report
      2013 Research-status Report
  • [Presentation] BASTにおけるシフトデータ量削減法2014

    • Author(s)
      田中まりか・山崎紘史・細川利典(日大)・吉村正義(九大)・新井雅之(日大)
    • Organizer
      ディペンダブルコンピューティング研究会
    • Place of Presentation
      東京・機械振興会館
    • Related Report
      2013 Research-status Report
  • [Presentation] マルチサイクルキャプチャテスト生成を用いた低消費電力指向遷移故障テスト生成法2014

    • Author(s)
      山崎紘史・川連裕斗・西間木 淳・平井淳士・細川利典(日大)・吉村正義(九大)・山崎浩二(明大)
    • Organizer
      ディペンダブルコンピューティング研究会
    • Place of Presentation
      東京・機械振興会館
    • Related Report
      2013 Research-status Report
  • [Presentation] BASTにおけるテストデータ量削減のためのインバータブロック構成法2013

    • Author(s)
      田中まりか・山崎紘史・細川利典(日大)・吉村正義(九大)・新井雅之(日大)・中尾教伸(読売理工医療福祉専門学校)
    • Organizer
      デザインガイア2013
    • Place of Presentation
      鹿児島県文化センター
    • Related Report
      2013 Research-status Report
  • [Presentation] A Smart Trojan Circuit and Smart Attack Method in AES Encryption Circuits2013

    • Author(s)
      Masayoshi Yoshimura, Amy Ogita and Toshinori Hosokawa
    • Organizer
      16th IEEE Symp. Defect and Fault Tolerance in VLSI and Nanotechnology Systems
    • Place of Presentation
      New York City, NY, USA
    • Related Report
      2013 Research-status Report

URL: 

Published: 2014-07-25   Modified: 2019-07-29  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi