| Budget Amount *help |
¥3,250,000 (Direct Cost: ¥2,500,000、Indirect Cost: ¥750,000)
Fiscal Year 2015: ¥1,170,000 (Direct Cost: ¥900,000、Indirect Cost: ¥270,000)
Fiscal Year 2014: ¥1,170,000 (Direct Cost: ¥900,000、Indirect Cost: ¥270,000)
Fiscal Year 2013: ¥910,000 (Direct Cost: ¥700,000、Indirect Cost: ¥210,000)
|
|---|
| Outline of Final Research Achievements |
We have proposed an online error detectable low-overhead parallel prefix adder, and an easily self-testable carry select adder with online error detection capability. For floating-point operations, we have proposed an online error detectable floating-point multiplier utilizing partial duplication instead of full duplication for multiplication of significands, and it detects any erroneous output with error larger than one unit in the last place (1 ulp) of the significand. We have also proposed an online error detectable floating-point arithmetic unit which can detect erroneous outputs caused by erroneous rounding by two-stage residue checking. In addition, we have proposed a three-operand complex multiplier with online error detection capability.
|
