• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to project page

2017 Fiscal Year Final Research Report

Robust ultra-low voltage LSI design technology

Research Project

  • PDF
Project/Area Number 15K06036
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeMulti-year Fund
Section一般
Research Field Electron device/Electronic equipment
Research InstitutionWaseda University

Principal Investigator

Yanagisawa Masao  早稲田大学, 理工学術院, 教授 (30170781)

Project Period (FY) 2015-04-01 – 2018-03-31
Keywordsロバスト / 低電圧回路 / 低消費電力回路 / LSI設計 / ソフトエラー耐性
Outline of Final Research Achievements

As semiconductor technology continues scaling down, the reliability issue has become much more critical than ever before. Robust ultra-low voltage LSIs are presented in this research. Bulk-type circuit and FinFET-type circuit are developed. Experimental results show they reduce leak power by 15-30%. Unlike traditional hard-errors caused by permanent physical damage which can’t be recovered in field, soft errors are caused by radiation or voltage/current fluctuations that lead to transient changes on internal node states, thus they can be viewed as temporary errors. However, due to the unpredictable occurrence of soft errors, it is desirable to develop soft error tolerant designs. In this research, low-power soft error tolerant New-SHE latch, Fast-SEH latch, and SHC latch is proposed. In case of SHC latch, 80.52% power reduction at maximum is achieved compared with HiPeR latch, and 66.04% delay reduction at maximum is achieved compared with FERST latch.

Free Research Field

工学

URL: 

Published: 2019-03-29  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi