2022 Fiscal Year Final Research Report
Development of highly reliable and low power IC chip for the body area network based on asynchronous circuit
| Project/Area Number |
19K20238
|
|---|
| Research Category |
Grant-in-Aid for Early-Career Scientists
|
| Allocation Type | Multi-year Fund |
|---|
| Review Section |
Basic Section 60040:Computer system-related
|
|---|
| Research Institution | Okayama University of Science (2021-2022)
Kawasaki University of Medical Welfare (2019-2020) |
|---|
Principal Investigator |
|
|---|
| Project Period (FY) |
2019-04-01 – 2023-03-31
|
| Keywords | 直列演算器 / 非同期式回路 / 乗算器 / メタステーブル |
|---|
| Outline of Final Research Achievements |
In this study, I proposed a new architecture for low-power and small-area Multiply and Accumulation (MAC) for a biological signal processor implemented in digital hearing aids.
The proposed MAC is based on a serial multiplier that performs operations sequentially using a full adder. By applying a control method based on an asynchronous circuit without clock pulses, I succeeded in reducing power consumption by about 32% and circuit area by about 90%.
In addition, I proposed a multiplication method that confirms the product from the upper bits by sequentially subtracting the partial product from the maximum product that is statically determined by the number of operation bits. I designed the serial multiplier based on the proposed calculation method, confirmed its operation by simulation, and showed its effectiveness of it through the error evaluation with the truncation of lower bits.
|
| Free Research Field |
計算機工学
|
| Academic Significance and Societal Importance of the Research Achievements |
提案の乗算器では，単に非同期的な制御手法を導入するだけでなく，更に一対の加算器を相補的に制御することで従来の非同期回路では不可避であった休止相を隠蔽する手法を提案しており，これは非同期回路の新たな設計手法を切り開くものである．これに続くトランケート乗算器の直列化については，これまでに類似の報告はなされておらず，さらにこれを減算で効率的に実現する手法は極めて高い独創性を備えている．
これらの直列乗算器については種々の性能評価を通じてその有効性が確認されており，この種の生体用信号処理プロセッサを内蔵する医療機器への応用，さらにはそれらの機器を必要とする患者の"生活の質"の改善効果を期待できる．
|
