2009 Fiscal Year Final Research Report
A Study on False Negative Reduction on Formal Verification of Logic Circuits
| Project/Area Number |
20700046
|
|---|
| Research Category |
Grant-in-Aid for Young Scientists (B)
|
| Allocation Type | Single-year Grants |
|---|
| Research Field |
Computer system/Network
|
|---|
| Research Institution | Nagoya University |
|---|
Principal Investigator |
NAKAMURA Kazuhiro Nagoya University, 大学院・情報科学研究科, 助教 (90335076)
|
|---|
| Project Period (FY) |
2008 – 2009
|
| Research Abstract |
A reducing method of false nagatives on formal verification of sequential circuits with a circuit conversion is developed. In addition to the method, multi time-frame state reduction for accelerating sequential SAT is developed.
|
Research Products
(4 results)
