• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to project page

2011 Fiscal Year Final Research Report

Efficient Modeling and Simulation of 3D Packaging Systems

Research Project

  • PDF
Project/Area Number 21500057
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeSingle-year Grants
Section一般
Research Field Computer system/Network
Research InstitutionKagawa University

Principal Investigator

TANJI Yuichi  香川大学, 工学部, 准教授 (10306988)

Project Period (FY) 2009 – 2011
Keywords実装 / 3次元 / 集積回路 / シミュレーション / 寄生素子
Research Abstract

A method for expressing the inductance matrix of multi-conductor system with sparse one was presented in this research. Also, the plane circuit was expressed by a simple equivalent circuit, based on the approximation of Maxwell' s equations. Moreover, a fast algorithm for analyzing the large scale linear networks with CMOS circuits was proposed and the prototype simulator was developed. It is confirmed that the developed simulator is faster than the previous methods. Therefore, this research enables us to model and simulate the 3D packaging systes efficiently.

  • Research Products

    (9 results)

All 2011 2010 2009

All Journal Article (3 results) (of which Peer Reviewed: 2 results) Presentation (6 results)

  • [Journal Article] Performance comparison of fast transient simulation techniques for large rlc networks with cmos Loads2011

    • Author(s)
      Y. Tanji
    • Journal Title

      Proc. The 2011 IEEE Workshop on Nonlinear Circuit Networks

      Pages: 156-159

    • Peer Reviewed
  • [Journal Article] Fast simulation of inter-connects with nonlinear loads using woodbury' s formula2010

    • Author(s)
      Y. Tanji
    • Journal Title

      Proc. 2010 IEEE International Symposium on Circuits and Systems

      Pages: 2590-2593

  • [Journal Article] Generating stable and sparse reluctance/ inductance matrix under insufficient discretization2010

    • Author(s)
      Y. Tanji and T. Watanabe
    • Journal Title

      IEICE Trans. on Fundamentals

      Volume: vol.E93-C Pages: 379-387

    • Peer Reviewed
  • [Presentation] CMOS負荷を持つ密に結合された大規模RLC回路網の効率的な解析2011

    • Author(s)
      丹治裕一
    • Organizer
      電子情報通信学会シリコン材料・デバイス研究会
    • Place of Presentation
      東京
    • Year and Date
      20111100
  • [Presentation] FDTD法の回路解析への応用について2011

    • Author(s)
      丹治裕一
    • Organizer
      電子情報通信学会エレクトロニクスシミュレーション研究会
    • Place of Presentation
      長崎
    • Year and Date
      20111000
  • [Presentation] 非線形デバイスを含む大規模線形回路網のGMRESによる解析2011

    • Author(s)
      丹治裕一
    • Organizer
      電子情報通信学会非線形問題研究会
    • Place of Presentation
      香川
    • Year and Date
      20110500
  • [Presentation] Fast Interconnect Simulator by Partitioning Technique2009

    • Author(s)
      Y. Tanji
    • Organizer
      IEEE CASS Shikoku and Shanghai Chapters Joint Workshop on Nonlinear Circuits and Systems
    • Place of Presentation
      上海(中国)
    • Year and Date
      20091100
  • [Presentation] Solving Differential Equations Using GPU2009

    • Author(s)
      K. Yamada and Y. Tanji
    • Organizer
      IEEE CASS Shikoku and Shanghai Chapters Joint Workshop on Nonlinear Circuits and Systems
    • Place of Presentation
      上海(中国)
    • Year and Date
      20091100
  • [Presentation] 線形回路シミュレータFALCONのマルチコアCPU上での実装2009

    • Author(s)
      丹治裕一
    • Organizer
      電子情報通信学会非線形問題研究会
    • Place of Presentation
      高知
    • Year and Date
      20090800

URL: 

Published: 2013-07-31  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi