2011 Fiscal Year Final Research Report
Development of Low-Noise and Low-Distortion Techniques for High frequency PWM Inverters Using Next Generation Switching Devices
| Project/Area Number |
21560284
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (C)
|
| Allocation Type | Single-year Grants |
|---|
| Section | 一般 |
|---|
| Research Field |
Power engineering/Power conversion/Electric machinery
|
|---|
| Research Institution | Hokkaido University |
|---|
Principal Investigator |
|
|---|
| Co-Investigator(Kenkyū-buntansha) |
TAKEMOTO Masatsugu 北海道大学, 大学院・情報科学研究科, 准教授 (80313336)
|
|---|
| Project Period (FY) |
2009 – 2011
|
| Keywords | 次世代デバイス / インバータ / ノイズ / ひずみ / EMI/EMC |
|---|
| Research Abstract |
This study has develop low-noise and low-distortion techniques for high frequency PWM inverters using next generation switching devices, such as SiC and GaN. The developed dead-time compensation can almost completely compensate the voltage distortion without restriction of pulse width. A common-noise canceller, which has proposed by the project leader, is applied to the high frequency (100kHz) PWM inverter, and it is demonstrated that core weight is reduced to 1/8, compared with conventional one.
|
