• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to project page

2012 Fiscal Year Final Research Report

Development of Self-Repair Dependable system on FPGA

Research Project

  • PDF
Project/Area Number 22300018
Research Category

Grant-in-Aid for Scientific Research (B)

Allocation TypeSingle-year Grants
Section一般
Research Field Computer system/Network
Research InstitutionKumamoto University

Principal Investigator

SUEYOSHI Toshinori  熊本大学, 大学院・自然科学研究科, 教授 (00117136)

Co-Investigator(Kenkyū-buntansha) KUGA Morihiro  熊本大学, 自然科学研究科, 准教授 (80243989)
AMAGASAKI Motoki  熊本大学, 自然科学研究科, 助教 (50467974)
Project Period (FY) 2010 – 2012
Keywordsディペンダブルシステム / FPGA
Research Abstract

SRAM-based field programmable gate arrays (FPGAs) are vulnerableto a soft-errors and physical hard-errors. In order to overcome this issues, our goalis the development of self-repair dependable system on FPGA using following three factors.First, we propose the Triple Modular Redundancy (TMR) scheme coupled with the dynamicpartial reconfiguraition to remove SEU from the FPGA’s configuration memory. Second,we propose an evaluation method that provides results in terms of the realistic failurein time (FIT) by using reconfiguration-based fault-injection analysis. By using theproposed method, we successfully evaluated a TMR circuit and could discuss the resultin terms of realistic FIT data. Finally, a uniforming design technique for PRRs(PartialReconfigurable Regions) are introduced in order to relocate their PRB(PartialReconfigurable Block). Additionally, our design technique enables to implement largepartial module by combining neighboring PRRs.

  • Research Products

    (32 results)

All 2012 2011 2010 Other

All Journal Article (9 results) (of which Peer Reviewed: 9 results) Presentation (21 results) Book (1 results) Remarks (1 results)

  • [Journal Article] Fault-Injection Analysis to Estimate SEUFailure in Time by Using Frame-BasedPartial Reconfiguration2012

    • Author(s)
      Y.Ichinomiya, T.Kimura, M.Amagasaki,M.Kuga, M.Iida and T.Sueyoshi
    • Journal Title

      IEICETransactions on Fundamentals ofElectronics, , Communications andComputer Sciences

      Volume: Vol.E95-A,No.12 Pages: 2347-2356

    • Peer Reviewed
  • [Journal Article] Accelerated evaluation of SEUfailure-in-time using frame-based partialreconfiguration ,''Proc2012

    • Author(s)
      Y.Ichinomiya, K.Takano, M.Amagasaki,M.Kuga, M.Iida and T.Sueyosh
    • Journal Title

      Proc. InternationalConference on Field ProgrammableTechnology(ICFPT2012)

      Pages: 220-223

    • Peer Reviewed
  • [Journal Article] A bitstream relocation technique toimprove flexibility of partialreconfiguration2012

    • Author(s)
      Y.Ichinomiya, M.Amagasaki, M.Iida,M.Kuga and T.Sueyoshi
    • Journal Title

      Proc. of 12th International Conference onAlgorithms and Architectures for ParallelProcessing (ICA3PP-12), Lecture Notes inComputer Science (LNCS) 7439,Springer-Verlag Berlin Heidelber

      Pages: 139-152

    • Peer Reviewed
  • [Journal Article] Fault Recovery Technique for TMRSoftcore Processor System using PartialReconfiguration2012

    • Author(s)
      M.Fujino, H.Tanaka, Y.Ichinomiya,M.Kuga, M.Iida, M.Amagasaki andT.Sueyoshi
    • Journal Title

      Proc. of 12th International Conference onAlgorithms and Architectures for ParallelProcessing (ICA3PP-12), Lecture Notes in ComputerScience(LNCS)7439,Springer-VerlagBerlinHeidelberg

      Pages: 392-404

    • Peer Reviewed
  • [Journal Article] Designing flexible reconfigurableregions to relocate partial bitstreams2012

    • Author(s)
      Y.Ichinomiya, S.Usagawa, M.Amagasaki,M.Iida, M.Kuga and T.Sueyoshi
    • Journal Title

      Proc. the 20th Annual International IEEESymposium on Field-Programmable CustomComputing Machines (FCCM2012)

      Pages: 241

    • Peer Reviewed
  • [Journal Article] Improving the Soft-error Tolerability ofa Soft-core Processor on an FPGA usingTriple Modular Redundancy and PartialReconfiguration2011

    • Author(s)
      Y.Ichinomiya, M.Amagasaki, M.Iida,M.Kuga and T.Sueyoshi
    • Journal Title

      Journal of Next Generation InformationTechnology

      Volume: Vol.2, No.3 Pages: 35-48

    • Peer Reviewed
  • [Journal Article] A Case Study of Evaluation Technique forSoft error Tolerance on SRAM-based FPGAs2010

    • Author(s)
      T.Kimura, N.Kai, M.Amagasaki, M.Kugaand T.Sueyoshi
    • Journal Title

      Proc. of IEEE Region 10 InternationalTechnical Conference (TENCON2010)

      Volume: T6-2.5

    • Peer Reviewed
  • [Journal Article] Soft-error Tolerability Analysis forTriplicated Circuit on an FPGA2010

    • Author(s)
      Y.Ichinomiya, M.Amagasaki, M.Kuga andT.Sueyoshi
    • Journal Title

      Proc. the 16th Workshop on Synthesis AndSystem Integration of Mixed InformationTechnologies (SASIMI2010)

      Pages: 448-453

    • Peer Reviewed
  • [Journal Article] Improving the Robustness ofs a SoftcoreProcessor against SEUs by using TMR andPartial Reconfiguration2010

    • Author(s)
      Y.Ichinomiya, S.Tanoue, M.Amagasaki,M.Iida, M.Kuga and T.Sueyoshi
    • Journal Title

      Proc. the 18th Annual International IEEESymposium on Field-Programmable CustomComputing Machines (FCCM2010)

      Pages: 47-54

    • Peer Reviewed
  • [Presentation] Accelerated evaluation of SEUfailure-in-time using frame-based partialreconfiguration2012

    • Author(s)
      Y.Ichinomiya, K.Takano, M.Amagasaki,M.Kuga, M.Iida and T.Sueyoshi
    • Organizer
      Proc. InternationalConference on Field ProgrammableTechnology(ICFPT2012)
    • Place of Presentation
      Seoul(Korea)
    • Year and Date
      2012-12-11
  • [Presentation] Self-repair Technique using SpareResource in TMR Softcore ProcessorSystem2012

    • Author(s)
      H.Tanaka, Y.Ichinomiya, M.Amagasaki,M.Kuga, M.Iida and T.Sueyoshi
    • Organizer
      Proc. 2012 Joint Conference ofElectrical and Electronics Engineers inKyusyu
    • Place of Presentation
      長崎大学(長崎)
    • Year and Date
      2012-09-24
  • [Presentation] FPGA システムのソフトエラー耐性評価におけるブートストラップ法による高速化2012

    • Author(s)
      高野光平,一ノ宮佳裕,尼崎太樹,久我守弘,飯田全広,末吉敏則
    • Organizer
      信学技報 RECONF2012-45
    • Place of Presentation
      立命館大学(草津)
    • Year and Date
      2012-09-19
  • [Presentation] Fault Detection and Avoidance of FPGA inVarious Granularities2012

    • Author(s)
      M.Fujino, H.Tanaka, Y.Ichinomiya,M.Kuga, M.Iida, M.Amagasaki andT.Sueyoshi
    • Organizer
      Proc. of 12th International Conference onAlgorithms and Architectures for ParallelProcessing(ICA3PP-12)
    • Place of Presentation
      九州産業大学(福岡)
    • Year and Date
      2012-09-07
  • [Presentation] A bitstream relocation technique toimprove flexibility of partialreconfiguration2012

    • Author(s)
      Y.Ichinomiya, M.Amagasaki, M.Iida,M.Kuga and T.Sueyoshi
    • Organizer
      Proc. of 12th International Conference onAlgorithms and Architectures for ParallelProcessing(ICA3PP-12)
    • Place of Presentation
      九州産業大学(福岡)
    • Year and Date
      2012-09-07
  • [Presentation] FPGA 実装回路のソフトエラー耐性評価に向けた部分再構成によるフォルト注入解析手法2012

    • Author(s)
      一ノ宮 佳裕
    • Organizer
      ソフトエラー(などの LSI における放射線効果)に関する勉強会
    • Place of Presentation
      福岡システム LSI 総合開発センター(福岡)
    • Year and Date
      2012-08-27
  • [Presentation] 単一 FPGA 内における三重冗長モジュールの動的再配置によるハードエラー回避手法2012

    • Author(s)
      田中宏樹,一ノ宮佳裕,宇佐川貞幹,尼崎太樹,飯田全広,久我守弘,末吉敏則
    • Organizer
      信学技報 RECONF2012-11
    • Place of Presentation
      沖縄県男女共同参画センター(那覇)
    • Year and Date
      2012-05-29
  • [Presentation] 動的部分再構成を用いたソフトエラー耐性評価手法2012

    • Author(s)
      高野光平,木村剛士,一ノ宮佳裕,尼崎太樹,久我守弘,飯田全広,末吉敏則
    • Organizer
      LSI とシステムのワークショップ 2012 予稿集
    • Place of Presentation
      北九州国際会議場(北九州)
    • Year and Date
      2012-05-29
  • [Presentation] Designing flexible reconfigurableregions to relocate partial bitstreams2012

    • Author(s)
      Y.Ichinomiya, S.Usagawa, M.Amagasaki,M.Iida, M.Kuga and T.Sueyoshi
    • Organizer
      Proc. the 20th Annual International IEEESymposium on Field-Programmable Custom Computing Machines (FCCM2012)
    • Place of Presentation
      Toronto, Canada(USA)
    • Year and Date
      2012-05-01
  • [Presentation] システムの高信頼化に向けた SupervisorProcessor の一検討2012

    • Author(s)
      藤野誠,一ノ宮佳裕,久我守弘,尼崎太樹,飯田全広,末吉敏則
    • Organizer
      学技報 CPSY2011-92
    • Place of Presentation
      ホテル松島大観荘(仙台)
    • Year and Date
      2012-03-03
  • [Presentation] 二重冗長ソフトコアプロセッサにおけるソフトエラーの高速復旧技術2011

    • Author(s)
      一ノ宮佳裕,藤野誠,尼崎太樹,久我守弘,飯田全広,末吉敏則
    • Organizer
      信学技報 RECONF2011-42
    • Place of Presentation
      ニューウェルシティ宮崎(宮崎)
    • Year and Date
      2011-11-28
  • [Presentation] Reliable Softcore Procesor System usingTMR and Dynamic Reconguration2011

    • Author(s)
      M.Fujino, Y.Ichinomiya, M.Amagasaki,M.Kuga, M.Iida and T.Sueyoshi
    • Organizer
      Proc. 2011 Joint Conference of Electricaland Electronics Engineers in Kyusyu
    • Place of Presentation
      佐賀大学(佐賀)
    • Year and Date
      2011-09-26
  • [Presentation] 動的再構成システムに向けた部分再構成データの再配置に関する一検討2011

    • Author(s)
      宇佐川貞幹,一ノ宮佳裕,尼崎太樹,飯田全広,久我守弘,末吉敏則
    • Organizer
      信学技報 RECONF2011-30
    • Place of Presentation
      名古屋大学(名古屋)
    • Year and Date
      2011-09-26
  • [Presentation] A Case Study of Dependability Estimationfor SRAM-based FPGA Circuits2011

    • Author(s)
      T.Kimura, Y.Ichinomiya, M.Koga,M.Amagasaki, M.Kuga and T.Sueyoshi
    • Organizer
      Proc. the6th International Student Conference onAdvanced Science and Technology(ICAST)
    • Place of Presentation
      Jinan(China)
    • Year and Date
      2011-09-23
  • [Presentation] FPGA における二重冗長ソフトコアプロセッサの高信頼化手法2011

    • Author(s)
      山本千重子,白石恭平,一ノ宮佳裕,尼崎太樹,久我守弘,末吉敏則
    • Organizer
      若手の会セミナー2011 講演論文集, 情報処理学会九州支部
    • Place of Presentation
      パレスインホテル鹿児島(鹿児島)
    • Year and Date
      2011-09-17
  • [Presentation] ソフトコアプロセッサシステムの高信頼化に向けたコンテキスト同期手法2011

    • Author(s)
      藤野 誠,甲斐統貴,一ノ宮佳裕,尼崎太樹,久我守弘,末吉敏則
    • Organizer
      信学技報 RECONF2011-5
    • Place of Presentation
      北海道大学(札幌)
    • Year and Date
      2011-05-12
  • [Presentation] A Case Study of Evaluation Technique forSoft error Tolerance on SRAM-based FPGAs2010

    • Author(s)
      T.Kimura, N.Kai, M.Amagasaki, M.Kugaand T.Sueyoshi
    • Organizer
      Proc. of IEEE Region 10 InternationalTechnical Conference (TENCON2010)
    • Place of Presentation
      福岡国際会議場(福岡)
    • Year and Date
      2010-11-22
  • [Presentation] Soft-error Tolerability Analysis forTriplicated Circuit on an FPGA2010

    • Author(s)
      Y.Ichinomiya, M.Amagasaki, M.Kuga andT.Sueyoshi
    • Organizer
      Proc. the16th Workshop on Synthesis And SystemIntegration of Mixed InformationTechnologies (SASIMI2010)
    • Place of Presentation
      Taipei(Taiwan)
    • Year and Date
      2010-10-19
  • [Presentation] A Case Study of Soft Error Emulation forSRAM-based FPGA Circuits2010

    • Author(s)
      T.Kimura, N.Kai, M.Amagasak, M.Kugaand T.Sueyoshi
    • Organizer
      Proc. 2010Joint Conference of Electrical andElectronics Engineers in Kyusyu
    • Place of Presentation
      九州産業大学(福岡)
    • Year and Date
      2010-09-25
  • [Presentation] SRAM 型 FPGA 上の実装回路におけるソフトエラー耐性評価手法の一検討2010

    • Author(s)
      木村剛士,甲斐統貴,堤 喜章,尼崎太樹,久我守弘,末吉敏則
    • Organizer
      信学技報 RECONF2010-7
    • Place of Presentation
      やすらぎ伊王島(長崎)
    • Year and Date
      2010-05-13
  • [Presentation] Improving the Robustness ofs a SoftcoreProcessor against SEUs by using TMR andPartial Reconfiguration2010

    • Author(s)
      Y.Ichinomiya, S.Tanoue, M.Amagasaki,M.Iida, M.Kuga and T.Sueyoshi
    • Organizer
      Proc. the 18thAnnual International IEEE Symposium onField-Programmable Custom ComputingMachines (FCCM2010)
    • Place of Presentation
      Charlotte, North Carolina(USA)
    • Year and Date
      2010-05-03
  • [Book] FPGA 活用チュートリアル 2012/2013 年版,第7 章 部分再構成技術の特徴と高信頼化システムへの応用2012

    • Author(s)
      末吉敏則,一ノ宮佳裕(分担執筆)
    • Total Pages
      97-110
    • Publisher
      CQ 出版社
  • [Remarks]

    • URL

      http:/www.arch.cs.kumamoto-u.ac.jp

URL: 

Published: 2014-08-29  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi