• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to project page

2013 Fiscal Year Final Research Report

Chip level timing analysis of 10 billion transistors schale

Research Project

  • PDF
Project/Area Number 23500071
Research Category

Grant-in-Aid for Scientific Research (C)

Allocation TypeMulti-year Fund
Section一般
Research Field Computer system/Network
Research InstitutionRitsumeikan University

Principal Investigator

FUKUI Masahiro  立命館大学, 理工学部, 教授 (50367992)

Co-Investigator(Kenkyū-buntansha) TSUKIYAMA Shuji  中央大学, 理工学部, 教授 (90142314)
Project Period (FY) 2011 – 2013
Keywords高信頼化 / 長寿命化 / 見える化 / 信頼性ホットスポット / 経年劣化
Research Abstract

With the progress of the miniaturization technology of integrated circuits, VLSI chip becomes able to mount more than 10 billion transistors. However, it faces timing reliability issues. This research aims at the technical establishment which conducts timing analysis in a chip level at high speed to the integrated circuit in consideration of manufacture variation, power supply voltage, heat change, and the aged deterioration of a transistor. It aims at visualizing the generating part and factor of a timing error on various physical conditions considered, and raises reliance and extension-of-life-span design of the complicated next-generation integrated circuit.
Through the research period, (A) timing hotspot visualization system, (B) timing analysis system based on thermal and IR drop, and (C) Statistical timing model and analysis system which considers NBTI degradation and variation.

  • Research Products

    (29 results)

All 2013 2012 2011 Other

All Journal Article (10 results) (of which Peer Reviewed: 10 results) Presentation (17 results) (of which Invited: 1 results) Remarks (2 results)

  • [Journal Article] A new delay distribution model with a half triangular distribution for statistical static timing analysis2013

    • Author(s)
      Shuji Tsukiyama and Masahiro Fukui
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

      Volume: vol.E96-A, no.12 Pages: 2542-2552

    • DOI

      10.1587/transfun.E96.A.2542

    • Peer Reviewed
  • [Journal Article] 局所領域フィッティングによる高精度・高効率 RTL 電力マクロモデル2013

    • Author(s)
      川内裕文, 谷口一徹, 加藤諒, 福井正博
    • Journal Title

      電子情報通信学会和文論文誌 A

      Volume: vol. J96-A, no. 7 Pages: 423-431

    • Peer Reviewed
  • [Journal Article] GPGPU による電源回路シミュレーションに対する後退オイラー法の実装と評価2013

    • Author(s)
      林磊, 塩野隼人, 福井正博
    • Journal Title

      電子情報通信学会和文論文誌 A

      Volume: vol. J96-A, no. 5 Pages: 215-224

    • Peer Reviewed
  • [Journal Article] GPU による LSI 設計の高速化技術2013

    • Author(s)
      福井正博, 林憲一
    • Journal Title

      IEICE Fundamentals Review

      Volume: vol.6, no.3 Pages: 210 -217

    • Peer Reviewed
  • [Journal Article] A power grid optimization algorithm by direct observation of manufacturing cost reduction2012

    • Author(s)
      Takayuki Hayashi, Yoshiyuki Kawakami, and Masahiro Fukui
    • Journal Title

      Circuits and Systems

      Volume: vol.3, no.4 Pages: 325-333

    • DOI

      10.4236/cs.2012.34046

    • Peer Reviewed
  • [Journal Article] A parallel circuit simulator for iterative power grids optimization system2012

    • Author(s)
      Taiki Hashizume, Masaya Yoshikawa, and Masahiro Fukui
    • Journal Title

      Circuits and Systems

      Volume: vol.3, no.2 Pages: 153-160

    • DOI

      10.4236/cs.2012.32020

    • Peer Reviewed
  • [Journal Article] ビア信頼性を考慮した電源配線最適化手法2012

    • Author(s)
      三木陽生, 吉川雅弥, 福井正博, 築山修治
    • Journal Title

      電子情報通信学会和文論文誌 A

      Volume: vol.J95-A, no.4 Pages: 367-374

    • Peer Reviewed
  • [Journal Article] GPU による電源配線シミュレーションの高速化と評価2012

    • Author(s)
      磯田有哉, 横田誠, 福井正博
    • Journal Title

      電子情報通信学会和文論文誌 D

      Volume: vol.J95-D, no.3 Pages: 366-375

    • Peer Reviewed
  • [Journal Article] A statistical maximum algorithm for Gaussian mixture models considering the cumulative distribution function curve2011

    • Author(s)
      Shuji Tsukiyama and Masahiro Fukui
    • Journal Title

      IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

      Volume: vol.E94-A, no.12 Pages: 2258-2536

    • DOI

      10.1587/transfun.E94.A.2528

    • Peer Reviewed
  • [Journal Article] 等電力曲線モデルに基づく高精度・高効率 RTL 電力マクロモデル2011

    • Author(s)
      川内裕文, 谷口一徹, 冨山宏之, 福井正博
    • Journal Title

      電気学会論文誌 C

      Volume: vol.131, no.11 Pages: 1907-1914

    • DOI

      10.1541/ieejeiss.131.1907

    • Peer Reviewed
  • [Presentation] GPGPUを用いた VLSI チップ熱解析の一手法2013

    • Author(s)
      大村崇 , 林磊 , 孟林 , 福井正博
    • Organizer
      電子情報通信学会 VLSI 設計技術研究会
    • Place of Presentation
      鹿児島県文化センター, 鹿児島県
    • Year and Date
      2013-11-29
  • [Presentation] A GPGPU implementation of parallel backward Euler algorithm for power grid circuit simulation2013

    • Author(s)
      Lei Lin, Masahiro Fukui, and Shuji Tsukiyama
    • Organizer
      Proc. 11th IEEE International NEWCAS Conference
    • Place of Presentation
      Paris, France
    • Year and Date
      2013-06-18
  • [Presentation] 大規模集積回路の信頼性ホットスポット見える化に関する一試行2013

    • Author(s)
      木下克也, 鷲見知彦, 石原完, 林磊, 福井正博
    • Organizer
      情報処理学会システム LSI 設計技術研究会
    • Place of Presentation
      対馬市交流センター, 長崎県
    • Year and Date
      2013-03-13
  • [Presentation] A new delay distribution model to take long-term degradation into account2013

    • Author(s)
      Shuji Tsukiyama and Masahiro Fukui
    • Organizer
      Proc. 4th IEEE Latin American Symposium on Circuits and Systems
    • Place of Presentation
      Cuzco, Peru
    • Year and Date
      2013-02-28
  • [Presentation] GPGPU による電源配線回路シミュレーションの高速化2012

    • Author(s)
      林磊, 福井正博
    • Organizer
      電子通信学会集積回路研究会 (ICD) 第4回アクセラレーション技術発表討論会
    • Place of Presentation
      福井大学, 福井県
    • Year and Date
      2012-09-07
  • [Presentation] An effective method to use GPU for rectangle packing2012

    • Author(s)
      Mitsuru Kataoka, Shuji Tsukiyama, Takashi Kambe, and Masahiro Fukui
    • Organizer
      Proc. 10th IEEE International NEWCAS Conference
    • Place of Presentation
      Montreal, Canada
    • Year and Date
      2012-06-18
  • [Presentation] A GPGPU implementation of parallel backward Euler algorithm for power grid circuit simulation2012

    • Author(s)
      Lei Lin, Hayato Shiono, Makoto Yokota, and Masahiro Fukui
    • Organizer
      Proc. 17th Workshop on Synthesis and System Integration of Mixed Technologies
    • Place of Presentation
      B-CON プラザ, 大分県
    • Year and Date
      2012-03-10
  • [Presentation] NBTI を考慮した電源配線最適化の一手法2012

    • Author(s)
      長田賢明, 福井正博, 築山修治
    • Organizer
      電子情報通信学会 VLSI 設計技術研究会
    • Place of Presentation
      B-CON プラザ, 大分県
    • Year and Date
      2012-03-08
  • [Presentation] GPGPU による電源配線回路シミュレーション高速化手法の性能評価2012

    • Author(s)
      塩野隼人, 林磊, 横田誠, 福井正博
    • Organizer
      電子情報通信学会VLSI 設計技術研究会
    • Place of Presentation
      B-CON プラザ, 大分県
    • Year and Date
      2012-03-07
  • [Presentation] 経年劣化を考慮した統計的遅延解析の一手法2012

    • Author(s)
      築山修治, 福井正博
    • Organizer
      情報処理学会システム LSI 設計技術研究会
    • Place of Presentation
      ホテル松島大観荘, 宮城県
    • Year and Date
      2012-03-02
  • [Presentation] RTL delay macro-modeling with Vt and Vdd variability2011

    • Author(s)
      Tatsuya Koyagi, Sohaib Majzoub, Masahiro Fukui, and Resve Saleh
    • Organizer
      Proc. 6th IEEE International Design and Test Workshop
    • Place of Presentation
      Beirut, Lebanon
    • Year and Date
      2011-12-19
  • [Presentation] A power grid optimization algorithm considering timing degradation by NBTI2011

    • Author(s)
      Masahiro Fukui, Yoriaki Nagata, and Shuji Tsukiyama
    • Organizer
      Proc. International SoC Design Conference
    • Place of Presentation
      Jeju, Korea
    • Year and Date
      2011-11-18
    • Invited
  • [Presentation] EDA への GPGPU 適用例の紹介2011

    • Author(s)
      福井正博
    • Organizer
      電子情報通信学会ソサイエティ大会
    • Place of Presentation
      北海道大学, 北海道
    • Year and Date
      2011-09-13
  • [Presentation] GPGPU によるバックワードオイラー法回路シミュレーションの高速化の一試行2011

    • Author(s)
      林磊, 塩野隼人, 横田誠, 福井正博
    • Organizer
      電子情報通信学会ソサイエティ大会
    • Place of Presentation
      北海道大学, 北海道
    • Year and Date
      2011-09-13
  • [Presentation] A power grid optimization algorithm considering via reliability2011

    • Author(s)
      Masahiro Fukui, Haruo Miki, Masaya Yoshikawa, and Shuji Tsukiyama
    • Organizer
      Proc. 20th European Conference on Circuit Theory and Design
    • Place of Presentation
      Linkoping, Sweden
    • Year and Date
      2011-08-29
  • [Presentation] A new statistical maximum operation for Gaussian mixture models and its evaluations2011

    • Author(s)
      Shuji Tsukiyama and Masahiro Fukui
    • Organizer
      Proc. 20th European Conference on Circuit Theory and Design
    • Place of Presentation
      Linkoping, Sweden
    • Year and Date
      2011-08-29
  • [Presentation] A dependable power grid optimization algorithm considering NBTI timing degradation2011

    • Author(s)
      Masahiro Fukui, Syota Nakai, Haruo Miki, and Shuji Tsukiyama
    • Organizer
      Proc. 9th IEEE International NEWCAS Conference
    • Place of Presentation
      Bordeaux, France
    • Year and Date
      2011-06-28
  • [Remarks] 福井研究室

    • URL

      http://www.bkc.ritsumei.ac.jp/se/re/fukuilab/

  • [Remarks] 築山研究室

    • URL

      http://www.elect.chuo-u.ac.jp/tsuki/index.html

URL: 

Published: 2015-07-16  

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi