2012 Fiscal Year Final Research Report
Study on IP Implementation of a Dependable Controller using NLG
| Project/Area Number |
23650025
|
|---|
| Research Category |
Grant-in-Aid for Challenging Exploratory Research
|
| Allocation Type | Multi-year Fund |
|---|
| Research Field |
Computer system/Network
|
|---|
| Research Institution | Toyota Technological Institute |
|---|
Principal Investigator |
|
|---|
| Project Period (FY) |
2011 – 2012
|
| Keywords | リコンフィギャラブルシステム |
|---|
| Research Abstract |
he study purposes are (1) circuit simplification and IPimplementation of Neural Logic Gate, abbreviated as NLG, which uses the input-outputrecall function in a Hopfield ANN, (2) evaluation of the dependability in 3-phase DC motorcontrol using the NLG IP, (3) distribution of the developed NLG IP as free. We havesucceeded in the circuit simplification of NLG and a part of NLG IP implementation.Because of the IP timing bug in real-time usage, however, we could not evaluate theproposed dependable-controller, and not deriver the final NLG IP by Apr. 2013.
|
Research Products
(2 results)
