2014 Fiscal Year Final Research Report
A general purpose processor based on a multi-valued decision diagram
| Project/Area Number |
24700050
|
|---|
| Research Category |
Grant-in-Aid for Young Scientists (B)
|
| Allocation Type | Multi-year Fund |
|---|
| Research Field |
Computer system/Network
|
|---|
| Research Institution | Ehime University (2014)
Kagoshima University (2012-2013) |
|---|
Principal Investigator |
|
|---|
| Project Period (FY) |
2012-04-01 – 2015-03-31
|
| Keywords | Decision Diagram / Multi-valued Logic / FPGA / Processor |
|---|
| Outline of Final Research Achievements |
We proposed the Multi-terminal multiple-valued decision diagram for characteristic function representing cluster decomposition (MTMDD for CF) as a new kind of a decision diagram, then presented at the international conferences. Also, we applied the edge-valued MDD(k), which is a variation of the MTMDD for CF, to realize a new embedded processor. We used it to the multi-core processor to realize the packet classification. Also, we developed the commercial packet classifier with co-development company.
|
| Free Research Field |
Embedded System
|
