2017 Fiscal Year Final Research Report
Development of an Additional-data-wrapping Circuit for a Network Monitoring
| Project/Area Number |
26420364
|
|---|
| Research Category |
Grant-in-Aid for Scientific Research (C)
|
| Allocation Type | Multi-year Fund |
|---|
| Section | 一般 |
|---|
| Research Field |
Communication/Network engineering
|
|---|
| Research Institution | The University of Shiga Prefecture |
|---|
Principal Investigator |
|
|---|
| Project Period (FY) |
2014-04-01 – 2018-03-31
|
| Keywords | 高速回路 |
|---|
| Outline of Final Research Achievements |
Recently, a large amount of information is transmitted and received on optical communications systems. Researchers have been improving the capacity of optical communications systems in which deep sub-micron devices are used for the circuit elements in the optical transmission equipment. We propose the labeling transmission system which enable the system to transmit additional information with the original data frame. By using this system, the information for monitoring and managing network can be transmitted and received with data frame between network nodes. To confirm the advantages of the proposed system, we constructed a prototype system comprising a FPGA, discrete elements and the data-wrapping circuit consisting of high-speed deep sub-micron transistors were used. We investigated investigate the system performance. The measured characteristics show the advantage of the system and the feasibility of the an efficient and low-cost network without processors.
|
| Free Research Field |
高周波回路設計
|
